Catalog Description
Review of Digital Logic Design: Design of Combinational Circuits, and Design of Sequential Circuits. Logic implementation using discrete logic components (TTL, CMOS), and programmable logic devices. Introduction to Field Programmable Logic Arrays (FPGAs). The basic design flow: design capture (schematic capture, HDL design entry, design verification and test, implementation (including some of its practical aspects), and debugging. Design of data path and control unit. 
Prerequisite: COE 202

Instructor  Dr. Ahmad Almulhem.
Room: 22-324  - Phone: 7554 - Email: ahmadsm AT kfupm

Office Hours  MT 12:30-14:00, and by appointment

Course Objectives
After successfully completing the course, students will be able to:

1. Design combinational and sequential circuits using discrete components, EEPROMs, and FPGAs to meet certain specifications.

2. Use basic structural Hardware Description Languages to implement digital circuits.

3. Design and conduct experiments related to digital systems and to analyze their outcomes.

Course Learning Outcomes

1. Ability to design combinational and sequential circuits to meet certain specifications.

2. Ability to use tools and discrete components, EEPROMs, FPGAs, to model, simulate and implement digital circuits

3. Ability to design and conduct experiments related to digital systems and to analyze their outcomes.

4. Ability to work in teams.

5. Ability to communicate effectively.

Text Book
Grading Policy

<table>
<thead>
<tr>
<th>Component</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Discussions</td>
<td>5%</td>
</tr>
<tr>
<td>Lab Work</td>
<td>75%</td>
</tr>
<tr>
<td>Project</td>
<td>20%</td>
</tr>
</tbody>
</table>

Course Topics

1. **Combinational Logic Design Review.**
   - K-maps and logic minimization
   - XORs, XNORs, Decodes, MUXs, Adders, Subtractors
   - 1 week

2. **Sequential Logic Design Review.**
   - Flip-flops
   - Sequential circuits design procedure
   - Sequential circuits analysis procedure
   - Counters and Registers
   - 1 week

3. **Prototyping of logic circuits.**
   i. **Discrete components (Experiment 1)**
      - Introduction to ICs, logic families, 74xx and 54xx
      - Power and ground
      - Physical implementation of combinational circuits using discrete components
      - Implementation of a simple combinational circuit using ICs.
      - 1 week
   ii. **EEPROM (Experiment 2)**
       - Introduction to logic prototyping using PLDs.
       - Implementation of a sequential circuit using EEPROMs and external registers.
       - 1 week
   iii. **FPGAs**
        - Introduction to FPGAs design flow (Experiment 3)
        - Design and implementation of a sequential circuit using schematic design entry.
        - 1 week
        - Introduction to hardware description languages (HDL)
          - Structural modeling using verilog
          - Complete design and implementation of a small combinational circuit (Experiment 5)
          - 1 week
        - Register Transfer Level (RTL) modeling using verilog
          - Complete design and implementation of a simple datapath (Experiment 6)
          - 1 week
        - Sequential circuit implementation using verilog (Experiment 7)
          - 1 week

4. **Design and implementation of a data path and control unit.**
   - Large data path and control unit
   - Integrating HDL and schematic units
   - 2 weeks

5. **Project.**
   - 3 weeks