بسم الله الرحمن الرحيم الحمد لله الذي له ما في السماوات و ما في الأرض ، و له الحمد في الآخرة و هو الحكيم الخبير

This is a compiled set of my lecture notes that I used in teaching COE 405 "*Design* and Modeling of Digital Systems". These notes have evolved since I developed and offered the course for the first time in the **981** semester. The notes have been also enhanced in the semesters; **011.'263.'264** and **272**.

These lectures were also largely used by my colleague **Dr. Aiman El-Maleh** when he taught the same course (COE 405) in **021** and **031**.

With the exception of the "Introduction" and the "VHDL Synthesis" Lectures, all these lectures were developed by me using the following references:

- 1. Zainalabedin Navabi, "VHDL: Analysis and Modeling of Digital Systems", McGraw-Hill, Inc., 2nd edition, 1997. (*Current textbook of the course*)
- 2. Douglas Perry, "VHDL" McGraw-HILL 1998.
- 3. K. Skahill, "VHDL for Programmable Logic," Addison Wesley, 1996.
- 4. R. Lipsett, C. Schaefer, and C. Ussery, "VHDL: Hardware Description and Design," Kluwer Academic Publishers, 1990.
- 5. James R. Armstrong, "Chip-Level Modeling with VHDL," Prentice Hall 1989.

The cover pages of these two lectures ("<u>Introduction</u>" and the "<u>VHDL Synthesis</u>") acknowledge their original authors.

Bookmarks of various topics and subtopics have been provided for Easy navigation.

To encourage thorough reading, *I promise to pay* **5 SR** *for the first student who identifies any non-trivial coding error* in these notes.

Wishing the best to all,

Alas Ami

Dr. Alaaeldin Amin

	Digital Systems *	
	Dr. Alaaeldin A. Amin Computer Engineering Department	
D	computer Engineering Department	
L-Mail: <u>4</u> Home Pag	amin(@)ccse.Kiupm.edu.sa we · _ http://www.ccse.kfupm.edu.sa/~amin	
This Lec	cture is Mostly taken from from : Dr. A. Selçuk (ogrenci@boun.edu.tr	Jğrenci
Lecture 1	© Dr. Alaaeldin Amin	Slide 1
	Course Objective	
	Course Objective	
Lean VI Di Sy	Course Objective rning VHDL Vrite Functionally Correct and well-docu HDL Code of Combinational or Sec igital Systems Intended for Modelia ynthesis Purposes	mented quential ing or
Lean Wi Vi Di Sy Det (S)	Course Objective rning VHDL Vrite Functionally Correct and well-docu HDL Code of Combinational or Sec igital Systems Intended for Modeli ynthesis Purposes efine and Use the 3 Major Modeling tructural, DataFlow, Behavioral)	mented quential ing or Styles

More on D Path & Con	Digital System Design (Data (trol)	1-
More (Ap) Arithmetic	plications) on Compute	r
Lecture 1	© <i>Dr. Alaaeldin Amin</i> Slid	le 3
	IUPICS	
	TOPICS	

VHDL Quick Overview	Design Partitioning & Top- Down Design. Design Entities, Signals vs. Variables, Architectural Bodies, Different design views, behavioral model, dataflow model, structural models.	Handout , Ch 3	
Digital System Design	Data Path and Control Path. Sample designs. VHDL Models	Handout	
Design & Modeling Tools	Tutorials on available Simulators		
Lecture 1	© Dr. Alaaeldin Amin	Slide 5	

TOPICS

VHDL Language Basics	Lexical Elements, Data Types (Scalars & Composites), Type Conversion, Attributes, Classes of objects. Operators & Precedence, Overloading.	Handou t, Ch. 7
Signals, Delays & Concurrency.	Variables vs.Signals, sequential vsconcurrentconstructs,SignalPropagationDelay & Delaytypes,Transactions,EventsandTransactionScheduling,SignalAttributes.VariableVariable	Ch 4, handout
Structural Models	Structural Models, Configuration Statement, Modeling Iterative/Regular Structures, and Test Benches.	Ch 5

	TOPICS	
Design Organization & Parameterization	Packages & Libraries.DesignParameterization,DesignConfiguration & Generalpurposetest bench.	Ch 6
Dataflow Models	Concurrent Signal Assignment, Block statements, Guards, Resolution functions, Resolved Signals and Signal Kinds, Data Flow Moore & Mealy Models, Data & Control Path Data Flow Models.	Ch 8
Behavioral Models	Process & Wait Statements, Assert Statement, General Algorithmic Model, Moore and Mealy Machine Algorithmic Models, Data & Control Path Design.	Ch. 9
Lecture 1	© Dr. Alaaeldin Amin	Slide 7





Lecture 1





Lecture 1

© Dr. Alaaeldin Amin

Slide 14



Lecture 1























	4		🕲 Dr. Alad	ieldin Amin		
•	VHDL Lexi	cal Ele	ments			
Reserved Words						
abs	disconnect	label	package			
access	downto	library	Poll	units		
after		linkage	procedure	e until		
alias	else	loop	process	use		
all	elsif			variable		
and	end	map	range			
architecture	entity	mod	record	wait		
array	exit	nand	register	when		
assert		new	rem	while		
attribute	file	next	report	with		
begin	for	nor	return	xor		
block	function	not	select			
body	generate	null	severity	¢		
buffer	generic	of	signal			
bus	guarded	on	subtype			
case	if	open	then			
component	in	or	to			
configuration	inout	others	transport			
constant	is	out	type			

VHDL Lexical Elements User-Defined Identifiers Identifier ::= Letter { [underscore] Letter_or_Digit} **Identifiers in VHDL Must Satisfy the Following:** *Start* with a Letter

© Dr. Alaaeldin Amin

🔘 Dr. Alaaeldin Amin

- Followed by any # of Alpha-Numeric Characters ٠
- No 2-Consecutive Underscores are Allowed ٠
- Underscore *Cannot* be the Last Character in an ٠ Identifier
- Case insensitive ٠
- No VHDL reserved/key word. ٠

Examples:

٠

٠

.

Definition:

•

- mySignal 23 -- Valid identifier ٠ -- Valid identical identifiers
- rdy, RDY, Rdy ٠
- vector & vector ٠ last of Zout

24th signal

- -- **Invalid** \rightarrow special character -- **Invalid** \rightarrow white spaces
- idle__state --**Invalid** \rightarrow consecutive underscores ٠
 - -- Invalid -> Doesn't Start
 - with a Letter
 - -- **Invalid** \rightarrow VHDL keywords open, register

© Dr. Alaaeldin Amin

Extended Identifiers (VHDL-93 Only)

6

Definition:

extended identifier ::= \ graphic_character {graphic_character} \

Extended Identifiers in VHDL are characterized by the following:

- Defined in VHDL-93 only
- Enclosed in back slashes •
- Case sensitive •
- Graphical characters allowed
- May contain spaces and consecutive underscores •
- VHDL keywords allowed •

Examples:

٠

•

.

- mySignal 23
 - rdy, RDY, Rdy-- 3 different identifiers

-- extended identifier

- \vector & vector\ -- legal -- legal
- last of Zout•
- . \idle state\ •
 - 24th signal -- legal
 - \open\, \register\ -- legal

Comments

-- legal

- Start with -- "2 Consecutive Dashes" .
- Comment Must be the LAST Lexical Element on the Line .
- IF Line starts with --, It is a *Full-Line Comment*. •

Examples:

- - This is a Full-Line Comment C := A*B; -- This is an In-Line Comment





	Ň	9 © Dr. Alaaeldin Amin HDL Lexical Elements	
<u>(iii</u>) Bit String Li	iterals (Contd)	
•	Used to Spec	cify Initial Contents of Registers	
•	Value of B However, <u>In</u>	it-String is Equivalent to a String of Bits, <u>terpreting</u> This Value is a <u>User Choice</u>	
Ex	amples:		
•	X "A"	Represents the String 1010	
		Interpreted as a Decimal Value of ten	
		if it represents an Unsigned Number.	5
		Interpreted as -6 if it represents a	n A m
		signed 2`s Complement Number	in long
<u>(iv</u>) Abstract (<mark>Nı</mark>	<u>ımeric) Literals</u>	C) D. 41
1.	Default is D	ecimal	
2.	Other Bases	Are Possible (Bases Between 2 and 16)	
З.	Underscore	Char May Be Used to Enhance Readability	
4.	Scientific No	ptations Must Have <u>Integer Exponent</u>	
5.	Integer Liter	als <mark>Should Not Have</mark> Base Point	
<u>6</u> .	Integer Liter	als <u>Should Not Have</u> -ive Exponents	
7.	Real Literals <u>Be Followea</u>	s, <u>Should Have</u> a Base Point which <u>Must</u> <mark>By AT LEAST ONE DIGIT</mark>	
8.	No Spaces A	re Allowed	
		© Dr Alageldin Amin	

VHDL Lexical Elements (iv) Abstract (Numeric) Literals (Contd) **Examples**: 0 1 123_987_456 73E13 -- Integers 2.7_456 73.0E-2 12.5E3 -- Reals 0.0 2.5 **Special Case (BASED LITERALS) General Base** Abstract Literals (Including Decimal) • Based_Literal::=Base#Based_Integer[.Based_Integer]#[Exponent] Based_Integer:: #Extd_Digit { [Underscode] Extd_Digit } Extd_Digit::=digit | Letters_A-F Both Base and Exponent are Expressed in Decimal • **Base** Must be Between 2 & 16 • Digits Are Extended to Use the HEX Characters A-F • **Examples**: The Following Represent Integer Value of 196 **2**#1100 0100# **16**#C4# **4**#301#**E1 10**#196# The Following Represent Real Value of 4095.0 **2**#1**.**1111_1111**#E**11 , 16#F.FF#**E**2 10#4095.0#

10

© Dr. Alaaeldin Amin

🔘 Dr. Alaaeldin Amin

VHDL Lexical Elements

11

• Formal grammar of the IEEE Standard 1076-1993 VHDL language in BNF format

– Appendix E

<u>http://www.iis.ee.ethz.ch/~zimmi/download/vhdl93_synta</u>
 <u>x.html</u>

© Dr. Alaaeldin Amin



Example

"Ones Count CIRCUIT"



- Value of C1 C0 = No. of Ones in the Inputs A2, A1, and A0
- **C1** is the Majority Function (=1 *IFF* Two or More Inputs =1)
- C0 is a 3-Bit Odd-Parity Function (OPAR3))
- C1 = A1 A0 + A2 A0 + A2 A1
- C0 = A2 A1' A0' + A2' A1' A0 + A2 A1 A0 + A2' A1 A0'



© Dr. Alaaeldin Amin



4

© Dr. Alaaeldin Amin

5 © Dr. Alaaeldin Amin example "Ones Count CIRCUIT Architectural Body (((((Behavioral view-1)))))



🔘 Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

example "Ones Count CIRCUIT

6

Architectural Body 2- Data Flow view (2-Level Implementation)

C1 = A1 A0 + A2 A0 + A2 A1	
C0 = A2 A1' A0' + A2' A1' A0 + A2' A1' A0' + A2' A1' A1' A1' A0' + A2' A1' A1' A1' A0' + A2' A1' A1' A1' A1' A1' A1' A1' A1' A1' A1	A2 A1 A0
A2' A1 A0'	

architecture Two_Level of ONES_CNT is



© Dr. Alaaeldin Amin

+



• Functions OPAR3 and MAJ3 Must Have Been Declared and Defined Previously

example "Ones Count CIRCUIT

8

Architectural Body (((((Behavioral view -4)))))

architecture Truth_Table of ONES_CNT is





Structural Design Hierarchy



entity OPAR3 is PORT(X: in BIT_Vector(2 downto 0); Z: out BIT) ; end OPAR3 ;

© Dr. Alaaeldin Amin

VHDL STRUCTURAL DESCRIPTION

10



architecture Structural of MAJ3 is



🔘 Dr. Alaaeldin Amin



		12		© Dr. Alaaeldin Ami	n
<u>Top</u>	Structural	level	of	ones_cnt	
architecture	Structural o	f ONES	_ <i>C</i> N	T is	
COMPONEN	T MAJ3				
PORT(X:	in BIT_Vect	or(0 to 2));		
Z: 0	out BIT);				
END COMPO	NENT;				
COMPONEN	T OPAR3				
PORT(X:	in BIT_Vect	or(0 to 2));		
Z:	out BIT);				
END COMPO	NENT;				
begin					
Instantiate C	Components				
c1: MAJ3	PORT MAP (A, C(1))	;		

c2: OPAR3 PORT MAP (A, C(0));

end Structural;

Behavioral definition of lower level components

entity INV is

PORT(Ipt: in BIT; Opt: out BIT); end *INV*;

- **architecture** behavior **of** *INV* **is begin** Opt <= not Ipt;

end behavior;

entity NAND2 is
 PORT(I1, I2: in BIT; O: out BIT);
end NAND2;
--

architecture behavior of *NAND2* is begin

O <= not (I1 and I2);

end behavior;

Similarly Other Lower Level Gates Are Defined

© Dr. Alaaeldin Amin





	4		🕲 Dr. Alad	ieldin Amin		
•	VHDL Lexi	cal Ele	ments			
Reserved Words						
abs	disconnect	label	package			
access	downto	library	Poll	units		
after		linkage	procedure	e until		
alias	else	loop	process	use		
all	elsif			variable		
and	end	map	range			
architecture	entity	mod	record	wait		
array	exit	nand	register	when		
assert		new	rem	while		
attribute	file	next	report	with		
begin	for	nor	return	xor		
block	function	not	select			
body	generate	null	severity	¢		
buffer	generic	of	signal			
bus	guarded	on	subtype			
case	if	open	then			
component	in	or	to			
configuration	inout	others	transport			
constant	is	out	type			

VHDL Lexical Elements User-Defined Identifiers Identifier ::= Letter { [underscore] Letter_or_Digit} **Identifiers in VHDL Must Satisfy the Following:** *Start* with a Letter

© Dr. Alaaeldin Amin

🔘 Dr. Alaaeldin Amin

- Followed by any # of Alpha-Numeric Characters ٠
- No 2-Consecutive Underscores are Allowed ٠
- Underscore *Cannot* be the Last Character in an ٠ Identifier
- Case insensitive ٠
- No VHDL reserved/key word. ٠

Examples:

٠

٠

.

Definition:

•

- mySignal 23 -- Valid identifier ٠ -- Valid identical identifiers
- rdy, RDY, Rdy ٠
- vector & vector ٠ last of Zout

24th signal

- -- **Invalid** \rightarrow special character -- **Invalid** \rightarrow white spaces
- idle__state --**Invalid** \rightarrow consecutive underscores ٠
 - -- Invalid -> Doesn't Start
 - with a Letter
 - -- **Invalid** \rightarrow VHDL keywords open, register

© Dr. Alaaeldin Amin

Extended Identifiers (VHDL-93 Only)

6

Definition:

extended identifier ::= \ graphic_character {graphic_character} \

Extended Identifiers in VHDL are characterized by the following:

- Defined in VHDL-93 only
- Enclosed in back slashes •
- Case sensitive •
- Graphical characters allowed
- May contain spaces and consecutive underscores •
- VHDL keywords allowed •

Examples:

٠

•

.

- mySignal 23
 - rdy, RDY, Rdy-- 3 different identifiers

-- extended identifier

- \vector & vector\ -- legal -- legal
- last of Zout•
- . \idle state\ •
 - 24th signal -- legal
 - \open\, \register\ -- legal

Comments

-- legal

- Start with -- "2 Consecutive Dashes" .
- Comment Must be the LAST Lexical Element on the Line .
- IF Line starts with --, It is a *Full-Line Comment*. •

Examples:

- - This is a Full-Line Comment C := A*B; -- This is an In-Line Comment





	N	9 © Dr. Alaaeldin Amin HDL Lexical Elements	
<u>(iii</u>) Bit String Li	iterals (Contd)	
•	Used to Spec	cify Initial Contents of Registers	
•	Value of B However, <u>In</u>	it-String is Equivalent to a String of Bits, <u>terpreting</u> This Value is a <u>User Choice</u>	
Ex	amples:		
•	X "A"	Represents the String 1010	
		Interpreted as a Decimal Value of ten	
		if it represents an Unsigned Number.	5
		Interpreted as -6 if it represents a	n A m
		signed 2`s Complement Number	in long
<u>(iv</u>) Abstract (<mark>Nı</mark>	<u>ımeric) Literals</u>	C) D. 41
1.	Default is D	ecimal	
2.	Other Bases	Are Possible (Bases Between 2 and 16)	
З.	Underscore	Char May Be Used to Enhance Readability	
4.	Scientific No	ptations Must Have <u>Integer Exponent</u>	
5.	Integer Liter	als <mark>Should Not Have</mark> Base Point	
<u>6</u> .	Integer Liter	als <u>Should Not Have</u> -ive Exponents	
7.	Real Literals <u>Be Followea</u>	s, <u>Should Have</u> a Base Point which <u>Must</u> <mark>By AT LEAST ONE DIGIT</mark>	
8.	No Spaces A	re Allowed	
		© Dr Alageldin Amin	

VHDL Lexical Elements (iv) Abstract (Numeric) Literals (Contd) **Examples**: 0 1 123_987_456 73E13 -- Integers 2.7_456 73.0E-2 12.5E3 -- Reals 0.0 2.5 **Special Case (BASED LITERALS) General Base** Abstract Literals (Including Decimal) • Based_Literal::=Base#Based_Integer[.Based_Integer]#[Exponent] Based_Integer:: #Extd_Digit { [Underscode] Extd_Digit } Extd_Digit::=digit | Letters_A-F Both Base and Exponent are Expressed in Decimal • **Base** Must be Between 2 & 16 • Digits Are Extended to Use the HEX Characters A-F • **Examples**: The Following Represent Integer Value of 196 **2**#1100 0100# **16**#C4# **4**#301#**E1 10**#196# The Following Represent Real Value of 4095.0 **2**#1**.**1111_1111**#E**11 , 16#F.FF#**E**2 10#4095.0#

10

© Dr. Alaaeldin Amin

🔘 Dr. Alaaeldin Amin
VHDL Lexical Elements

11

• Formal grammar of the IEEE Standard 1076-1993 VHDL language in BNF format

– Appendix E

<u>http://www.iis.ee.ethz.ch/~zimmi/download/vhdl93_synta</u>
 <u>x.html</u>

© Dr. Alaaeldin Amin

VHDL Data Types & Objects

1

OUTLINE

- Objects
 - Constants,
 - Variables
 - Signals
- Data Types
 - Scalars
 - Numeric (Integer, Real)
 - Enumerations
 - Physical
 - Composite
 - Arrays, and
 - Records
- VHDL Operations

Dr. Alaaeldin Amin

Data Types & objects

2

objects

- VHDL <u>**OBJECT</u>**: Something that can <u>Hold a Value</u> of a Given <u>Data Type</u>.</u>
- VHDL has 3 Object Categories:
 - CONSTANTS
 - VARIABLES
 - SIGNALS

Examples

Constant Rom_Size : Integer := 2**16; Variable Busy, Active : Boolean := False; Signal Reset: Bit := '0';

- Every Object & Expression Must Unambiguously Belong to One *Named Data Type*
- A *Data Type* Defines a <u>Set of Values</u> & a <u>Set of</u> <u>Operations</u>.
- VHDL is a <u>Strongly-Typed</u> Language. *Types Cannot be Mixed* in Expressions or in Assigning Values to Objects in General





5

© Dr. Alaaeldin Amin

🔘 Dr. Alaaeldin Amin

Predefined numeric data types

1-	INTEGE	R Range is Machine limited but At
		Least $-(2^{31} - 1)$ To $(2^{31} - 1)$
2-	Positive	INTEGERS > 0

- -- INTEGERS ≥ 0 3-Natural
- REAL -- Range is Machine limited 4-

(II) Enumeration Data Type

- Parenthesized Ordered List of Literals. Each May be an Identifier or a Character Literal. The List Elements are Separated By Commas
- A Position # is Associated with Each Element in The ٠ List
- **<u>Position #'s</u>** Begin with **0** for the **Leftmost** Element •
- Variables & Signals of type ENUMERATION will ٠ have the Leftmost Element as their Default (Initial) Value unless, otherwise Explicitly Assigned.

Examples

- **TYPE** Color **IS** (Red, Orange, Yellow, Green, Blue, Indigo, Violet);
- **TYPE** Tri_Level **IS** ('0', '1', 'Z');
- **TYPE** Bus_Kind **IS** (Data, Address, Control);
- **TYPE** state **IS** (Init, Xmit, Receiv, Wait, Terminal);

© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

Predefined Enumerated Data Types

6

1- TYPE BIT IS ('0', '1');				
2- TYPE BOOLEAN IS (False, True);				
3- TYPE CHARACTER IS (128 ASCII Chars)	;			
4- TYPE Severity_Level IS (Note, Warning, Error, Failure);				
5- TYPE Std_U_Logic IS (
'U', Uninitialized				
'X', Forcing Unknow	'n			
'0' , Forcing 0				
'1', Forcing 1				
'Z', High Impedence				
'W', Weak Unknown				
'L', Weak 0				
'H', Weak 1				
'-' , Don't Care				
);				
6- SUBTYPE Std Logic IS resolved Std U Logic	:			





* Femto = 1E-15

9

(I) Arrays

Elements of an Array Have the Same Data Type

- Arrays May be *Single / Multi Dimensional* ٠
- Array Bounds may be either *Constrained* or • Unconstrained.
- **Constrained Arrays (a)**
- Array Bounds Are Specified •

Syntax:

TYPE id Is Array (Range Constraint) of Type;

Examples

TYPE word Is Array (0 To 7) of Bit; **TYPE** pattern **Is Array** (31 **DownTo** 0) of Bit;

2-D Arrays

TYPE col Is Range 0 To 255; TYPE row Is Range 0 To 1023; **TYPE** Mem Array Is Array (row, col) of Bit; **TYPE** Memory **Is Array** (row) of *word*;

© Dr. Alaaeldin Amin

•	Array <i>Bounds Not Specified</i> Through Using the notation RANGE
•	<u>Type</u> of each Dimension is <u>Specified</u> , but the <i>exact</i> <u>Range</u> and <u>Direction</u> are <u>not Specified</u> .
•	Useful in Interface_Lists \rightarrow Allows Dynamic Sizing of Entities , e.g. Registers.
•	Bounds of Unconstrained Arrays in Such Entities Assume the Actual Array Sizes When Wired to the Actual Signals.
Ex	ample
	TYPE Screen Is Array (Integer Range <> , Integer

10

Integer Range<>) of BIT;

Predefined array types

Two UNCONSTRAINED Array Types Are Predefined 1) **BIT_VECTOR**

TYPE Bit Vector **Is Array** (Natural Range<>) of Bit;

2) String

TYPE String **Is Array** (Positive **Range**<>) of Character;

Example

SUBTYPE Pixel **Is** Bit Vector (7 **DownTo** 0);

© Dr. Alaaeldin Amin

VHDL allows referencing an Array in its *Entirety* or By a *SLICE*, or *Element*. EXAMPLE **TYPE** clock state **IS** (Low, Rising, High, Falling); TYPE Conversion Array IS Array (Clock state) of Bit; **Signal** C A : Conversion Array := ('0', '1', '0', '1'); Dr. Alaaeldin Amin C A <= ('1', '1', '0', '0'); -- Positional Association List C A \leq (High \Rightarrow '0', Rising \Rightarrow '1', Low \Rightarrow '1', Falling \Rightarrow -- Named Association List '0'): Õ C A <= (Low => '0', Falling => '0', **OTHERS** => '1'): -- Alternative 3 C A(Low) <= '0';

11

Referencing arrays & array elements

TYPE Register4 **IS Array** (3 **Downto** 0) of Bit; **TYPE** Reg4 **IS Array** (0 **To** 3) of Bit: **Signal** A: *Register4* := ('0', '1', '0', '1') ;--A(0)='1', A(3)='0' Signal B: Reg4 **:**= ('0', '1', '0', '1') **;**--**B**(0)='0', **B**(3)='1'



© Dr. Alaaeldin Amin

12 **Referencing arrays & array elements** 2-D Arrays **TYPE** Reg32 **Is Array (31 DownTo 0) of** Bit; TYPE ROM Is Array (0 To 3) of *Reg32*; TYPE ROM2 Is Array (0 To 4, 0 To 2) of Bit; **Signal A:** *ROM* := (X"2F3C 5456", X"FF32 E7B8", X"109A BA15", X"FFFF FFFF"); Signal B: ROM2 := (('1', '0', '0'), ('0', '1', '0'). ('0', '1', '1', ('1', '0', '1'), ('1', '1', '1')); $B(1, 2) \le 0'$; -- Referencing a 2-D Array Element

© Dr. Alaaeldin Amin 13 **Examples on Referencing arrays TYPE** qit **IS** ('0', '1', 'Z', 'X'); **TYPE** qit_nibble **IS** ARRAY (3 **DOWNTO** 0) **OF** qit; **TYPE** qit_byte **IS** ARRAY (7 **DOWNTO** 0) **OF** qit; **TYPE** git word **IS** ARRAY (15 **DOWNTO** 0) **OF** git; **TYPE** git 4by8 **IS** ARRAY (**3 DOWNTO 0**, **0 TO 7**) -- 2-D array **OF** git: **TYPE** qit_nibble_by_8 **IS** ARRAY (0 **TO** 7) **OF** git nibble; O Dr. Alaaeldin Amin **SIGNAL** sq1 : qit; rotate sa8 **SIGNAL** sq4 : qit_Nibble ; **SIGNAL** sq8 : git byte := "ZZZZZZZZ" ; **SIGNAL** sq16 : git word ; reversing **SIGNAL** sq_nibble_8 : qit_nibble_by_8; sq8 <= "Z101000Z"; sq8 <= sq16 (11 DOWNTO 4); -- middle 8 bit slice of -- sq16 to sq8 Direction of indexing must be as declared sq4: 3 2 1 0 sq16 (15 **DOWNTO** 12) <= sq8(5 **DOWNTO** 2); -- sq8 Middle Nibble into left 4 bit slice of sq16 sq4 <= sq_nibble_8(2) ;-- third nibble of sq_nibble_8 into -- sq4 $sq1 \le sq_nibble_8(2)(1);$



14

© Dr. Alaaeldin Amin

<mark>O</mark> Dr. Alaaeldin Amin



- Use nested parenthesis for multidimensional arrays
- Deepest set of parenthesis corresponds to right most index.

16 © Dr. Alaaeldin Amin	
Composite data types	
(II) <u>Records</u>	_
• Elements of a Record Are Heterogeneous (not	
Necessarily of the <i>Same</i> Data Type)	
Examples	
TYPE opcode Is (STA, LDA, ADD, JMP);	
TYPE mode Is Range 0 To 3;	
SubType Address Is Bit_Vector(7 DownTo 0);	
TYPE Instruction is	
Record	
OPC: opcode ;	
M : mode; Addressing mode	
OP1, OP2 : Address ;	
End record ;	
<u>Referencing Record Elements:</u>	
TYPE Instr_Q Is Array (0 To 15) of Instruction;	
SIGNAL IQ : <i>Instr_Q</i> ;	
IQ(0) <= (LDA, 2, x"F3", x"13"); <i>Positional Association</i>	
$\frac{Alternatively}{P} \qquad IQ(0).OPC <= LDA;$	
$IQ(0).M \le 2;$	
$IQ(0).OP1 \le X''F3'';$ $IO(0) OP2 \le X''12'';$	
$IQ(0).012 \le X I3;$	
$ \frac{Auternatively}{10(0)} = (M => 2, OP2 => X''13'' OPC -> LDA$	
OP1 => X''F3'');Named Association	
L	



VHDL Operations PREDEFINED OPERATORS LOGICAL OPERATORS: NOT AND OR NAND NOR XOR OPERAND TYPE: BIT BOOLEAN RESULT TYPE: BIT BOOLEAN RELATIONAL OPERATORS: = / = < <= > >= OPERAND TYPE: any type RESULT TYPE: BOOLEAN ARTTHMETTC OPERATORS: + - * / ** : MOD REM ABS OPERAND TYPE: INTEGER REAL physical RESULT TYPE: INTEGER REAL physical CONCATENATION OPERATOR: & OPERAND TYPE: array of any type RESULT TYPE: array of any type

18

© Dr. Alaaeldin Amin

Higher Precedence Operators

© Dr. Alaaeldin Amin

🔘 Dr. Alaaeldin Amin

"mod" and the "rem" Operations

19

<u>Integer division</u> "/" and the *reminder* operator (**rem**) are related by the following formula:

A = (A/B)*B + (A rem B),

<u>where</u>

- 1. Sign of (A rem B) = sign of A, and
- 2. |A rem B| < |B|

The mod operation must satisfy:

 $\mathbf{A} = \mathbf{B}^* \mathbf{N} + (\mathbf{A} \mod \mathbf{B}),$

<u>where</u>

- **1.** N is Integer.
- **2.** Sign of $(A \mod B) =$ sign of B, and
- 3. $|A \mod B| < |B|$

Example

A	B	A / B	A rem B	A mod B
11	4	2	3	3
-11	4	-2	-3	1
11	-4	-2	3	-1
-11	-4	2	-3	-3

© Dr. Alaaeldin Amin

Type Compatibility & Type Conversion

1

OUTLINE

- Introduction
- Closely Related Types
- Mixed Type Arithmetic
- Type Conversion Using Functions
- Type Attributes
- Array Attributes

🔘 Dr. Alaaeldin Amin

Type Compatibility & conversion

© Dr. Alaaeldin Amin

- VHDL is a *Strongly-Typed* Language.
- Compiler Flags an Error Whenever Different Types are Mixed.

2

- Subtypes are Type compatible with their *higher level* Subtypes and their Root Type.
- Two Subtypes of the Same type Are also Type-Compatible
- Type of an expression assigned to an object must be the same as the type of the object.
- Operands of predefined operators must be of the same type



© Dr. Alaaeldin Amin

3

© Dr. Alaaeldin Amin

O Dr. Alaaeldin Amin

Closely Related Types

- A Type is Closely Related to itself. •
- Any Two Numeric Types Are Closely Related •
- Type Casting May be used for type conversion .
 - I := Integer(X); -- Rounds X
 - X :=Real(I):
 - I := Integer(3.5); -- Ambiguous (Implementation dependent)
- Array Types Are Closely Related Iff : •
 - Same Dimensionality
 - Index Types Are Closely Related for Each Dimension
 - Elements Types Are The Same

Example

SubType Minuites Is Integer Range 0 To 59; SubType Seconds Is Integer Range 0 To 59; SubType X_int Is Minuites Range 1 To 30;

Variable x : X int; Variable M: Minuites : Variable S : Seconds : Variable I : Integer ; Variable r : Real ;

I := 60*M + S; -- Legal I, M & S are compatible types I := 60*Integer(r) + S; -- Valid r := Real(M);-- Legal $r := 3^*Real(x); -- Illegal - 3 is Integer$ M := Minuites(r/60); --Illegal Incompatible Types (60 Integer) M := Minuites(r/Real(60)); --Legal

© Dr. Alaaeldin Amin

Mixed Type Arithmetic
Explicit Type Conversion is Done Between Closely-Related Types, e.g. REALs & INTEGERs
xample:
ariable x, y : Real;
ariable n,m : Integer;
n := INTEGER (x) * m; x is first converted to Integer
$y := \mathbf{REAL} (n) * x;$ <i>n</i> is first converted to Real
xample:
YPE qit_byte IS ARRAY (7 DOWNTO 0) OF qit;
YPE qit_octal IS ARRAY (7 DOWNTO 0) OF qit;
ignal qb: qit_byte;
ignal qo: qit_octal;
<pre>b <= qit_byte(qo); Explicit Type Conversion (Type Casting)</pre>
of closely-related types
Custom Type Conversions can be defined Using either:
– Constant Conversion Arrays, or
 Subprograms (Functions or Procedures)
Type Conversion Arrays or Subprograms may be placed within packages, e.g. functions already in predefined standard packages may also be used, e.g. the package
std_logic_1164 defined within the "ieee" Library

© Dr. Alaaeldin Amin

4

E

Е

q

5 © Dr Type Conversion Using Func	. Alaaeldin Amin tions
Example:	
Type MVL4 ('X', '0', '1', 'Z');	
Function MVL4_To_Bit(B: in MVL4) Return	n Bit IS
Begin	
Case B is	
when ' X ' => return ' 0 ';	
when '0' => return '0';	
when '1' => return '1';	
when 'Z' => return '0';	
End Case;	
End MVL4_To_Bit ;	
Function Bit_To_ MVL4(B: in Bit) Return M	VIVL4 IS
Begin	
Case B is	
when '0' => return '0';	
when '1' => return '1';	
End Case;	
End MVL4_To_Bit;	
Signal B4: MVL4;	
Signal B: Bit;	
$B \leq MVL4_To_Bit(B4);$	
$B4 \leq Bit_To_MVL4(B);$	
© Dr Alaaeldin Amin	



Array Attributes

7

- Find (1) Range, (3)Boundary of an (2)Length, Array Object or Array Type
- Follow attribute by () to specify index

TYPE qit_4by8 IS ARRAY (3 DOWNTO 0, 0 TO 7) OF qit; **SIGNAL** sq_4_8 : qit_4by8;

Attribute	Description	Example		Result
LEFT	Left bound	sq 4 8'LEFT(1)	3	
RIGHT	Right bound	sq_4_8'RIGHT	U	
		sq_4_8'RIGHT(2)	7	
'HIGH	Upper bound	εq_4_8'HIGH(2)	7	
,TOM	Lower bound	sq_4_8'LOWS(2)	0	
'RANGE	Range	sq 4 8 'RANGE(2)	0	TO 7
	-	sq 4 8 'RANGE(1)	3	downto O
'REVERSE RANGE	Reverse Range	sq 4 8'REVERSE RANGE(2)	7	downto O
-	-	sq 4 8 'REVERSE RANGE (1)	0	то 3
'LENGTH	Length	sq_4_8'LENGTH	4	

© Dr. Alaaeldin Amin **Type Attributes** A Predefined Attribute is a *named* Feature of a Type Value of Attribute is Referenced as: Type_Name Attribute_ID Pronounced **Tick Attributes of Types and SubTypes:** T'LEFT : Left Bound Of Scalar Type T. T'RIGHT: Right Bound Of Scalar Type T. Upper Bound Of Scalar Type T. T'HIGH: T'LOW: Lower Bound Of Scalar Type T. **T'POS**(X): Position Within The Enumeration Or Physical Type Of The Value Of The Parameter X. T'VAL(X): Value of Enumeration (Or Physical) Type Element at Position X T'SUCC(X): Value of Enumeration (Or Physical) Type Element at Position (X+1) Value of Enumeration (Or Physical) Type T'PRED(X): Element at Position (X-1) Value of Enumeration (Or Physical) Type **T'LEFTOF**(X): Element to the Left of X **T'RIGHTOF**(X): Value of Enumeration (Or Physical) Type Element to the Right of X T'BASE: Base Type Of Type T.

8

© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

Examples

© Dr. Alaaeldin Amin

TYPE qit **IS** ('0', '1', 'Z', 'X');

SUBTYPE tit **IS** qit **RANGE** '0' **TO** 'Z';

9

Attribute	Description	Example R	esult
'BASE	Base of type	tit'BASE c	fit
'LEFT	Leftbound of type	tit'LEFT '	· • •
	or subtype.	qit'LEFT '	φ·
'RIGHT	Right bound of type	tit'RIGHT '	'z'
	or subtype.	qit'RIGHT '	' * '
'HIGH	Upper bound of type	INTEGER'HIGH I	large
	or subtype.	tit'HIGH '	z.
'LOW	Lower bound of type	POSITIVE'LOW	1
	or subtype.	qit'LOW '	φ י
'POS(V)	Position of value V	qit'POS('Z')	2
	in <u>base</u> of type.	tit'POS('X')	3
'VA1(P)	Value at Position P	qit'VAL(3)	'X'
	in <u>base</u> of type	tit'VAL(3) '	'*'
'SUCC(V)	Value, after value	tit'SUCC('Z') '	' x '
	V in <u>base</u> of type.		
'PRED(V)	Value, before value	tit'PRED('1') '	φ.
	V in <u>base</u> of type.		
'LEFTOF(V)	Value, left of value	tit'LEFTOF('1') '	φ.
	V in <u>base</u> of type.	tit'LEFTOF('0')	Error
'RIGHTOF(V)	Value, right of value	tit'RIGHTOF('1')	'Z'
	V in <u>base</u> of type.	tit'RIGHTOF('Z')	'X'

FOR the enumeration types: 'PRED = 'LEFTOF

'SUCC = 'RIGHOF

'LEFT = 'LOW

'RIGHT = 'HIGH

•Position wise, enumeration elements are in ascending order

•For types with ascending range **low to high** is **left to right**

COE 405 VHDL Objects and Signals

Dr.	Alaaeldin A.	Amin
Computer	Engineering	Department

E-mail: <u>amin@ccse.kfupm.edu.sa</u>

Home Page : <u>http://www.ccse.kfupm.edu.sa/~amin</u>

Outline

- VHDL Objects
- Variables vs. Signals
- Signal Assignment
- Signal Transaction & Event
- Delta Delay
- Transport and Inertial Delay
- Sequential Placement of Transactions
- Signal Attributes

VHDL Objects ...

- VHDL *OBJECT*: Something that can hold a value of a given *Data Type*.
- VHDL has 3 classes of objects
 - CONSTANTS
 - VARIABLES
 - SIGNALS
- Every object & expression must unambiguously belong to one *named Data Type*
- Every object must be *Declared*.



6-3

... VHDL Object ...

- Value of Constants *must* be specified when declared
- Initial values of Variables or Signals <u>may</u> be specified when declared
- If not explicitly specified, *Initial* values of Variables or Signals <u>default</u> to the value of the Left Element in the type range specified in the declaration.
- Examples:
 - **Constant** Rom_Size : Integer := 2**16;
 - **Constant** Address_Field : Integer := 7;
 - Constant Ovfl_Msg : String (1 To 20) :=

"Accumulator OverFlow";

- Variable Busy, Active : Boolean := False;
- Variable Address : Bit_Vector (0 To Address_Field)

:= "00000000";

• Signal Reset: Bit := '0';

Variables vs. Signals

VARIABLES	SIGNALS		
* Variables are only <i>Local</i> and May	* Signals May be Local or Global.		
Only Appear within the Body of a	* Signals May not be Declared within Process		
Process or a SubProgram	or Subprogram Bodies.		
* Variable Declarations Are Not	* All Port Declarations Are for Signals.		
Allowed in Declarative Parts of			
Architecture Bodies or Blocks.			
A Variable Has No HardWare	A Signal Represents a Wire or a Group of		
Correspondence	Wires (BUS)		
Variables Have No <i>Time</i> Dimension	Signals Have <i>Time</i> Dimension (A Signal		
Associated With Them. (Variable	Assignment is Never Instantaneous (Minimum		
Assignment occurs instantaneously)	$Delay = \delta Delay)$		
Variable Assignment Statement is	Signal Assignment Statement is Mostly		
always <i>SEQUENTIAL</i>	CONCURRENT (Within Architectural Body		
	It Can Be SEQUENTIAL (Within Process		
	Body)		
Variable Assignment Operator is	Signal Assignment Operator is <=		
:=			

6-5

Variables vs. Signals

*****Variables Within Process Bodies are STATIC, i.e. a Variable Keeps its Value from One Process Call to Another.

*****Variables Within Subprogram Bodies Are Dynamic, i.e. Variable Values are Not held from one Call to Another.

6-7

Simulation Algorithm

• Initialization phase

- each signal is assigned its initial (or default) value
- simulation time set to 0
- for each concurrent construct / process
 - Activate / execute
 - execution usually involves scheduling transactions on signals for later times

• Repeat The following (Simulation cycle (<u>1 δ time</u>))

- Advance simulation time to time of next transaction.
- for each transaction at this time
 - update signal values
 - Generate events for signals whose new values are different from old values
 - Schedule Activate processes & concurrent constructs sensitive to any of these signal events.

Simulation finishes when there are no further scheduled transactions

Signal Assignments ...

• Syntax:

Target Signal <= [Transport] *Waveform* ;

Waveform := Waveform_element {, Waveform_element } Waveform_element := Value_Expression [After Time_Expression]

• Examples:

- X <= '0' ; -- Assignment executed After δ delay
- S <= '1' After 10 ns;
- Q <= Transport '1' After 10 ns;
- S <= '1' After 5 ns, '0' After 10 ns, '1' After 15 ns;
- Signal assignment statement
 - mostly concurrent (within architecture bodies)
 - can be sequential (within process body ONLY)

6-9

... Signal Assignments

- Concurrent signal assignments are order independent
- Sequential signal assignments are order dependent
- Concurrent signal assignments are executed
 - Once *at the beginning* of simulation (Initialization phase)
 - Any time a signal on the right hand side changes
- * A Signal Has a
 2- Projected WaveForm (P_Wfm)
- * A WaveForm: Consists of a Set of Signal Transactions

* Signal Transaction = Pair (Value, Time)

Signal Value at Indicated Time

Relative to Current Simulation Time Decremented as Simulation Time Increases

Signal Transaction

- When the time element of a signal transaction expires (t=0)
 - Its associated value is made the current value (CV) of a signal
 - The transaction is deleted from the list of transactions forming the Projected Waveform (P_Wfm) of the signal



6-11

Signal Transactions & Events ...

- When a new value is assigned to a signal, it is said that
 - a Transaction has been *Scheduled* for this signal
 - or a Transaction has been placed on this *Signal Driver*
- A Transaction which does not cause a signal transition (Event) is still a Transaction
- A Transaction *May/May not* cause a signal transition (Event) on the target signal



... Signal Transaction & Events ...

- A <= '1' After 10 ns, '0' After 20 ns, '1' After 30 ns;
- Executing the above assignment defines the following values & waveform for signal A

	t=0	t=5 ns	t=10 ns	t=20 ns	t=30 ns
A (CV)	ʻ0'	ʻ0'	'1'	ʻ0'	'1'
A (P_Wfm)	('1', 10ns) ('0', 20ns) ('1', 30ns)	(ʻ1', 5ns) (ʻ0', 15ns) (ʻ1', 25ns)	('0', 10ns) ('1', 20ns)	('1', 10ns)	

6-13

Scope of Signal Declarations

- Signals declared within a Package are Global usable by all Entities using this package
- Signals declared within an Entity are usable by all architectural bodies of this entity
- Signals declared within an Architectural body are only usable within this Architectural body

- If no Time Delay is *explicitly specified*, Signal assignment is executed after an infinitesimally small δ-delay
 - Delta is the duration of a simulation cycle , and is <u>not physical / real time</u>
 - An infinite number of deltas still add up to zero seconds
 - Delta is used for scheduling

Delta Delay - Example...

ARCHITECTURE concurrent OF timing_demo IS SIGNAL a, b, c : BIT := '0'; BEGIN a <= '1';

b <= NOT a; c <= NOT b;

END concurrent;

Notes:

- The 3 Assignment Statements Are *Concurrent* (Order-Independent)
- They Are All *Executed* at the *Beginning of Simulation* Assuming the *Default Value of 'O*'.

Time	Α		В		С	
	CV	P-Wave	CV	P-Wave	CV	P-Wave
0(-)	· 0 ·		' 0'		' 0'	
0	· 0 ·	('1 ', δ)	' 0'	('1 ', δ)	' 0'	('1 ', δ)
δ	'1'		'1'	('0 ' , δ)	'1'	('0 ' , δ)
2δ	'1'		· 0 ·		· 0 ·	('1 ', δ)
3δ	<u>'</u> 1'		· 0 ·		·1'	



6-16

6-15

Delta Delay in Sequential Signal Assignments ...

• Effect of δ-delay should be carefully considered when signal assignments are embedded within a process



6-17

... Delta Delay in Sequential Signal Assignments

Architecture OK of BUFF2 IS Signal y: BIT; Begin Process(x , y) Begin y <= x; z <= y; End Process; End OK;



Process activated on both x and y events

- x changes and process activated
 - y \leftarrow x; -- y gets x value after δ
 - $z \leftarrow y$; -- z gets y(0) value after δ
- Process terminated
- After δ , y changes and process activated
- z gets new y (=x) after δ
- Process terminated

Oscillation in Zero Real Time

Architecture forever of oscillating IS	Delta	x	У
Signal x: BIT :='0';	+0	0	1
Signal y: BiT := 1 ; Begin	+1	1	1
x <= y;	±2	1	0
<i>y</i> <= <i>NOT x</i> ;		•	0
End forever;	+3	0	0
	+4	0	1
	+5	1	1
	+6	1	0
	+7	0	0
	+8	0	1

6-19

COE 405 VHDL Design Organization

1

Dr. Alaaeldin A. Amin Computer Engineering Department

E-mail: amin@ccse.kfupm.edu.sa

http://www.ccse.kfupm.edu.sa/~amin

🔾 Dr. Alaaeldir

OUTLINE

2

- Concurrent vs. Sequential Constructs / Statements
- Concurrent Signal Assignments
- Sequential Statements
- Sequential Bodies
- Overloading
- Packages
- Libraries
- Process Statement
- Modeling FSMs

3

© Dr. Alaaeldin Amin

Concurrent Versus Sequential statements

Sequential Statements	Concurrent Statements	
 Used Within Process Bodies or SubPrograms Order Dependent Executed When Control is Transferred to the Sequential Body – Assert Signal Assignment Procedure Call Variable Assignment IF Statements Case Statement Loops Wait, Null, Next, Exit, Return Behavioral Model 	 Used Within Architectural Bodies or Blocks Order Independent Executed Once At the Beginning of Simulation or Upon Some Triggered Event Assert Signal Assignment Procedure Call (None of Formal Parameters May be of Type Variable) Process Block Statement Component Statement Generate Statement Instantiation Statement Data Flow Model Structural Model 	🔘 Dr. Alaaeldin Amin

Concurrent Signal Assignment Syntax 1 *Label* : target <= [Guarded] [Transport] Wavel when Condl Else Wave2 when Cond2 Else Waven-1 when Condn-1 Else Waven; Syntax 2 ٩ With *Expression* Select target <= [Guarded] [Transport]</pre> Wavel when Choicel, Wave2 when Choice2, Waven-1 when Choicen-1, Waven when OTHERS;

4

© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin







© Dr. Alaaeldin Amin

b) CASE Statement

Syntax:

(i) **CASE** Expression is

when value => statements; when value1 | value2 | ...|valuen => statements; when discrete range of values => statements; when others => statements; End CASE;

© Dr. Alaaeldin Amin

🔘 Dr. Alaaeldin

Notes:

• Values/Choices Should not Overlap (*Any value of the Expression should Evaluate to only one Arm of the Case statement*).

7

- All Possible Choices for the *Expression* Should Be Accounted For *Exactly Once*.
- If "<u>others</u>" is used, It must be the last "arm" of the CASE statement.
- There can be Any Number of Arms in Any Order (*Except for the others arm which should be Last*)

Example:

CASE x is

© Dr. Alaaeldin Amin



Notes:

- The *Loop_Label* is Optional
- The **exit** statement may be used to exit the Loop. It has two possible Forms:
 - 1- **exit** Loop_Label; -- This may be used in an if statement
 - 2- **exit** *Loop_Label* **when** *condition*;









12	© Dr. Alaaeldin Amin
Subprogra	ms
<u>FUNCTIONS</u> <u>Syntax :</u>	Only <i>Input</i> Constants (<i>Default</i>) or Signals (No Input Variables)
FUNCTION function_Name(Input P type IS	arameter_List) RETURN
{Function Declarative Pa	rt}
Begin	
Function Algorithm;	
RETURN Expression;	
End function_Name;	min
Examples : FUNCTION maj3(Signal x, y, z : Bin variable M : Bit:	$(t) RETURN Bit IS \bigcirc$
Begin M := (x and y) or (x and z) or (z and z)	and <i>y</i>);
End maj3;	
FUNCTION <i>maj3</i> (<i>Signal x</i> , <i>y</i> , <i>z</i> : <i>Bia</i> Begin	t) RETURN Bit IS
RETURN (x and y) or (x and z) End $maj3$;	or (<i>z</i> and <i>y</i>);
© Dr. Alaaeldin	Amin

13

© Dr. Alaaeldin Amin

Function Usage Notes

- The Only Allowed Mode For Function Parameters is "IN". No Out or INOUT Parameters Are Allowed.
- The Only Allowed Object Class for Parameters • are **Constants** and **Signals**. If Not Specified, "Constant Is Assumed". (No Variables Parameters are Allowed)
- Since Only parameters of Mode "IN" Are ٠ Allowed, Functions Have No Side Effects.
- 🔘 Dr. Alaaeldin Amin
- Parameters of mode "IN" Can only be Read but • not Written into
- At least One Return Statement must be included •
- Functions Can Be Recursively Defined ٠

Subprograms Both Input & Output **PROCEDURES Parameters** Allowed Syntax : **PEOCEDURE** Procedure Name (Interface List) IS *{Procedure Declarative Part}* **Begin** Procedure Algorithm; End Procedure Name:

Example :

TYPE Bit4 **IS** ('X', '0', '1', 'Z'); **TYPE** Bit4_Vector **IS** array(Integer range<>) of Bit4; **PROCEDURE** Ones_N_Zeros_CNT (X : *in* Bit4_Vector; N_Ones, N_Zeros : Out Integer) IS

variable N0, N1 : Integer :=0;

Begin

FOR i in X'Range LOOP **IF** X(i) = '1' **THEN** N1 := N1 + 1;**EISIF** X(i) = 0' **THEN** N0 := N0 + 1: **END IF: End** Loop; N Zeros := N0: N_Ones := N1; **End** Ones_N_Zeros_CNT;

© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

15

© Dr. Alaaeldin Amin

Procedures Usage Notes

- Allowed Modes For Procedure Parameters are "In", "Out", and "InOut".
- "IN" Parameters can only be Read, while "OUT" • Parameters can only be Written Into
- Allowed Object Classes for Procedure Parameters are Constants, Variables and Signals. If Mode=In, the Default is Constant. If Mode=Out or InOut, the Default is Variable. Thus, Signal Type Parameters Have to be
Explicitly Declared.Improve
Explicitly Declared.A Signal Formal Parameter can be of Mode in,©
- out or inout.
- Procedure Calls May Be Either Sequential or • Concurrent. IF Concurrent, Only Parameters of Type Constant or Signal May be Used (Variables are not Defined Within Concurrent **Bodies**)
- Procedures May be Declared within Other • Procedures
- Procedure Variables are Dynamic (Don't • Maintain Their Values Between Calls)

© Dr. Alaaeldin Amin

Parameter Default Values
 Default Values May Be Specified for Parameters of Mode In only.
• The Parameter Must be either Constant or Variable (Not a Signal)
Example
Procedure increment(a: inout word32;
by: in word32:= <i>X</i> "0000_0001") is
Variable Sum: word32;
Variable Carry: Bit:= '0' ;
Begin
For i in a'reverse_Range Loop
Sum(i) := a(i) xor by(i) xor Carry;
Carry := (a(i) and by(i)) or (Carry and (a(i) xor by(i)));
End Loop;
a := Sum;
End Procedure increment;
CALL Examples
increment(count, X"0000_0004"); Increment by 4
increment (count); Increment by Default Value (1)
<pre>increment(count , by => open); Increment by Default</pre>

16

© Dr. Alaaeldin Amin



Signal Assignment & Delay Types



6-20

Signal Assignment & Delay Types

$B \le A$ After T1;	Default Inertial Delay
C <= Transport A After T1;	Transport Delay
Problem What if the period of the glitch to be filtered is smaller than the signal delay ?	$\begin{bmatrix} A \\ T1 \\ $

Example: S<= REJECT 3 ns INERTIAL waveform after 5 ns; -- VHDL'93 only
... Transport & Inertial Delay...

```
Entity example Is
End example;
Architecture ex1 of example is
SIGNAL a, b, c, wave : BIT;
BEGIN
  a <= wave after 5 ns;
  b <= REJECT 2 ns INERTIAL wave after 5 ns;
  c <= transport wave after 5 ns;
   wave <= '1' after 5 ns, '0' after 8 ns, '1' after 15 ns,
           '0' after 17 ns, '1' after 25 ns;
END ex1;
```

6-22

Sequential Placement of Transactions

- The Scheduling Mechanism Reflects The Difference in Nature Between Inertial & Transport Delays.
- Let the Projected Waveform of a Signal Consist of the Transactions: (V1, T1), (V2, T2),(Vi, Ti),..., (Vn, Tn)

Tn > Tn-1 > .. > Ti > .. T2 > T1 such that

• IF a new Transaction be (V, T) is to Scheduled on this Signal, Then:



<u>Lemma</u>

 The Semantics of Inertial-Delay Signal Assignment is Such That if a Number of waveform elements are assigned to a signal as in:

S <= 1 After 1 NS, 3 After 3 NS, 5 After 5 NS;

- Only the First Element is Considered to Have Inertial Delay, i.e. Elements After the First One Are <u>Considered to Have Transport Delay</u>
- <u>Note</u>: Wfm Elements Must Have Ascending Time Delays

6-24

Sequential Placement of Transactions

$A \le 1$ After	1 NS, 3	After 3 NS,	, 5 After 5 NS;
-----------------	---------	-------------	-----------------

Is NOT Equivalent To:	Is Equivalent To:
A <= 1 After 1 NS;	A <= 1 After 1 NS;
A <= 3 After 3 NS;	A <= Transport 3 After 3 NS;
A <= 5 After 5 NS;	A <= Transport 5 After 5 NS;

Process	Process
Begin	Begin
A <= Transport 1 After 5 NS;	B <= Transport 2 After 10 NS;
A <=Transport 2 After 10 NS;	B <= Transport 1 After 5 NS;
Wait;	Wait;
End Process;	End Process;

Line	$P_WFM(A)$	Time	$P_WFM(B)$
1	(1, 5NS)	t0	(2, 10 NS)
2	(1, 5NS) (2, 10 NS)	t1	$(1, 5 \text{ NS}) $ { <i>Previous</i>
			<i>Iransaction Discarded }</i>

Line 1= After Executing the First Statement

Line 2= After Executing the Second Statement

6-26

Sequential Placement of Transactions

Process	5	Process	
Begin		Begin	
A <=	1 After 5 NS;	B <=	2 After 10 NS;
A <=	2 After 10 NS;	B <=	1 After 5 NS;
Wait		Wait;	
End Pro	ocess;	End Pro	cess;
		T!	
Line	$\mathbf{P}_{\mathbf{W}\mathbf{F}\mathbf{M}(\mathbf{A})}$	lime	P_WFM(B)
Line 1	P_WFM(A) (1, 5NS)	t0	P_WFM(B) (2, 10 NS)
Line 1 2	P_WFM(A) (1, 5NS) (2, 10 NS) {Discard	t0 t1	P_WFM(B) (2, 10 NS) (1, 5 NS) {Later
1 2	P_WFM(A) (1, 5NS) (2, 10 NS) {Discard Previous Transaction	t0 t1	P_WFM(B) (2, 10 NS) (1, 5 NS) {Later Transaction Discarded}
1 2	$P_WFM(A)$ (1, 5NS) (2, 10 NS) {Discard Previous Transaction Since $1 \neq 2$ }	t0 t1	P_WFM(B)(2, 10 NS)(1, 5 NS)(LaterTransaction Discarded}

Line 2= After Executing the Second Statement

6-27

Process		
Begin		
S1:	A <= 1 After 1 NS, 3 After 3 NS, 5 After 5 NS;	
S2:	A <= 3 After 4 NS, 4 After 5 NS;	
Wait;		
End Proce	55;	
Statement	P_WFM(A)	
S1	(1, 1NS) (3, 3NS) (5, 5NS)	
S2	Upon Adding (3, 4 NS)) (Inertial)	
	• Discard (5, 5 NS) Since it is later than (3, 4 NS)	
	• Discard (1, 1 NS) Since $1 \neq 3 \rightarrow (3, 3 \text{ NS})$ (3, 4 NS)	
	Upon Adding (4, 5 NS) (Transport)	
	Maintain All Earlier Transactions (3NS & 4NS)	\rightarrow
	(3, 3 NS) (3, 4 NS) (4, 5 NS)	

6-28

Sequential Placement of Transactions



			t=0		t=5	5 ns	t=	=7 ns	t=15 ns	t=20 ns
A (CV)			`0`		•	1`		`0`	`1`	`0`
		(`	1`, 5 n	s)	(`0`,	2 ns)	(`1	`,8 ns)	(`0`,5 ns)	
A(P_Wfm	1)	(`	0`, 7 n	s)	(`1`,1	0 ns)	(`0	`,13ns)		
		Ĉ	l`,15 n	s)	(`0`,1	5 ns)				
)))`,20 n	s)		,				
					İ		1			
	1	t=0	t=5	ns	t=	=7 ns	t=	=12 ns	t=15 ns	t=20 ns
B(CV)		`0	` 0	`	`	0`		`0`	`0`	`1`
		`								
B(P_Wfm	1)		(`1`, :	5ns)	(`0	`, 5 ns))		(`1`,5 ns)	(0, 5ns)
				,	(1	`,3 ns)				· · · ·
	L 0	4	5	4_7		4_10		4_12	4_15 mg	4_20 mg
l	L=0	ι=	= 5 IIS	ι=/	ns	ι=10	ns	ι=12	t=15 ns	t=20 ns
$ \mathbf{C}(\mathbf{CV}) $	` 0		0`	`()`	` 1`	`	`0`	`0`	`1`
	`									
C(P_W		(`1	`,5ns)	(`0`,	5ns)	(`0`,2	ns)		(`1`,5 ns)	(0, 5 ns)
fm)		Ì		(`1`,	3ns)		Í			

6-30

Sequential Placement VHDL-93

	Transport	Inertial	
New Transaction is Before Already Existing	Overwrite existing transaction	Overwrite existing transaction	
New Transaction is After Already Existing	Append new transaction		V _{new} /= V _{old} (No Reject Specified) Overwrite earlier Transactions
V _{new} = V _{old} Append new transaction	T _{new} -	Vnew A T _{old} > Reject opend new ransaction	✓= Vold T _{new} -T _{old} <= Reject Overwrite existing transaction

Example: Inertial, New Transaction After Already Existing (Diff. Value with Reject)



5

6

7

8

9

4

3

2

0

1

6-32

Example: Inertial, New Transaction After Already Existing (Diff. Value with Reject)

ARCHITECTURE sequential OF appending IS Type tit is ('0', '1', 'Z'); SIGNAL x : tit := 'Z'; BEGIN PROCESS BEGIN x <= '1' AFTER 5 NS; x <= Reject 4 ns Inertial '0' AFTER 8 NS; WAIT; END PROCESS; END sequential;

 Time difference between new and existing transaction is less than reject value
 Discards old value



Signal Attributes...

6-34

Attribute	Example	Meaning	T/E	Kind	Туре
`Event	S`Event	If S changes in the Current simulation cycle, S'EVENT will be TRUE for this cycle (δ time).	EV	Value	Boolean
Active	S`Active	If a transaction is scheduled on S in the current simulation cycle, S`ACTIVE will be TRUE for this simulation cycle, i.e. for a δ -time,	TR	Value	Boolean
`Last_event	S`Last_event	Time elapsed since the last value change on S. If S `Event is TRUE, then S `Last_event = 0.	EV	Value	Time
`Last_active	S`Last_active	Time elapsed since the last transaction occurred on S. If S`Active is TRUE, then S`Last_active =0.	TR	Value	Time
`Last_value	S`Last_value	The value of S before its most recent event.	EV	Value	Same as S
`Delayed[(Time)]	S'Delayed(5 Ns)	A copy of S, delayed by 5 NS or by δ -time if no parameter or 0 parameter is specified \rightarrow (Equivalent to <i>TRANSPORT</i> delay of S).		Signal	Same as S
`Stable[(Time)]	S`Stable(15 Ns)	A signal that is TRUE if S has not changed in the last 15 NS. If used with no parameter or 0, the resulting signal is TRUE if S has not changed in the current simulation time.	EV	Signal	Boolean
`Quiet[(Time)]	S`Quiet(5 Ns)	A signal that is TRUE if no transaction has been scheduled on S in the last 5 NS. If no parameter or 0, for current simulation cycle is assumed.	TR	Signal	Boolean
`Transaction	S`Transaction	A signal that toggles each time a transaction is scheduled on S.	TR	Signal	Bit

🔘 Dr. Alaaeldin Amin

COE 405 VHDL Design Organization

1

Dr. Alaaeldin A. Amin Computer Engineering Department

E-mail: amin@ccse.kfupm.edu.sa

http://www.ccse.kfupm.edu.sa/~amin

🔾 Dr. Alaaeldir

OUTLINE

2

- Concurrent vs. Sequential Constructs / Statements
- Concurrent Signal Assignments
- Sequential Statements
- Sequential Bodies
- Overloading
- Packages
- Libraries
- Process Statement
- Modeling FSMs

3

© Dr. Alaaeldin Amin

Concurrent Versus Sequential statements

Sequential Statements	Concurrent Statements
 Used Within Process Bodies or SubPrograms Order Dependent Executed When Control is Transferred to the Sequential Body Assert Signal Assignment Procedure Call Variable Assignment IF Statements Case Statement Loops Wait, Null, Next, Exit, Return Behavioral Model 	 Used Within Architectural Bodies or Blocks Order Independent Executed Once At the Beginning of Simulation or Upon Some Triggered Event Assert Signal Assignment Procedure Call (None of Formal Parameters May be of Type Variable) Process Block Statement Component Statement Generate Statement Instantiation Statement Data Flow Model Structural Model

Concurrent Signal Assignment Syntax 1 *Label* : target <= [Guarded] [Transport] Wavel when Condl Else Wave2 when Cond2 Else Waven-1 when Condn-1 Else Waven; Syntax 2 ٩ With *Expression* Select target <= [Guarded] [Transport]</pre> Wavel when Choicel, Wave2 when Choice2, Waven-1 when Choicen-1, Waven when OTHERS;

4

© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin







© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

b) CASE Statement

Syntax:

(i) **CASE** Expression is

when value => statements; when value1 | value2 | ...|valuen => statements; when discrete range of values => statements; when others => statements; End CASE;

© Dr. Alaaeldin Amin

🔘 Dr. Alaaeldin

Notes:

• Values/Choices Should not Overlap (*Any value of the Expression should Evaluate to only one Arm of the Case statement*).

7

- All Possible Choices for the *Expression* Should Be Accounted For *Exactly Once*.
- If "<u>others</u>" is used, It must be the last "arm" of the CASE statement.
- There can be Any Number of Arms in Any Order (*Except for the others arm which should be Last*)

Example:

CASE x is

© Dr. Alaaeldin Amin



Notes:

- The *Loop_Label* is Optional
- The **exit** statement may be used to exit the Loop. It has two possible Forms:
 - 1- **exit** Loop_Label; -- This may be used in an if statement
 - 2- **exit** *Loop_Label* **when** *condition*;









12	© Dr. Alaaeldin Amin
Subprogra	ms
<u>FUNCTIONS</u> <u>Syntax :</u>	Only Input Constants (Default) or Signals (No Input Variables)
FUNCTION function_Name(Input F type IS	Parameter_List) RETURN
{Function Declarative Pa	urt}
Begin	
Function Algorithm;	
RETURN Expression;	
End function_Name;	min
Examples : FUNCTION maj3(Signal x, y, z : Bi variable M : Bit:	t) RETURN Bit IS
Begin M := (x and y) or (x and z) or (z	and <i>y</i>);
End maj3;	
FUNCTION <i>maj3</i> (<i>Signal x</i> , <i>y</i> , <i>z</i> : <i>Bi</i> Begin	t) RETURN Bit IS
RETURN (x and y) or (x and z) End $maj3$;	or (<i>z</i> and <i>y</i>);
© Dr. Alaaeldin	Amin

13

© Dr. Alaaeldin Amin

Function Usage Notes

- The Only Allowed Mode For Function Parameters is "IN". No Out or INOUT Parameters Are Allowed.
- The Only Allowed Object Class for Parameters • are **Constants** and **Signals**. If Not Specified, "Constant Is Assumed". (No Variables Parameters are Allowed)
- Since Only parameters of Mode "IN" Are ٠ Allowed, Functions Have No Side Effects.
- 🔘 Dr. Alaaeldin Amin
- Parameters of mode "IN" Can only be Read but • not Written into
- At least One Return Statement must be included •
- Functions Can Be Recursively Defined ٠

Subprograms Both Input & Output **PROCEDURES Parameters** Allowed Syntax : **PEOCEDURE** Procedure Name (Interface List) IS *{Procedure Declarative Part}* **Begin** Procedure Algorithm; End Procedure Name:

Example :

TYPE Bit4 **IS** ('X', '0', '1', 'Z'); **TYPE** Bit4_Vector **IS** array(Integer range<>) of Bit4; **PROCEDURE** Ones_N_Zeros_CNT (X : *in* Bit4_Vector; N_Ones, N_Zeros : Out Integer) IS

variable N0, N1 : Integer :=0;

Begin

FOR i in X'Range LOOP **IF** X(i) = '1' **THEN** N1 := N1 + 1;**EISIF** X(i) = 0' **THEN** N0 := N0 + 1: **END IF: End** Loop; N Zeros := N0: N_Ones := N1; **End** Ones_N_Zeros_CNT;

© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

15

© Dr. Alaaeldin Amin

Procedures Usage Notes

- Allowed Modes For Procedure Parameters are "In", "Out", and "InOut".
- "IN" Parameters can only be Read, while "OUT" • Parameters can only be Written Into
- Allowed Object Classes for Procedure Parameters are Constants, Variables and Signals. If Mode=In, the Default is Constant. If Mode=Out or InOut, the Default is Variable. Thus, Signal Type Parameters Have to be
Explicitly Declared.Improve to be
be
Explicitly Declared.A Signal Formal Parameter can be of Mode in,©
- out or inout.
- Procedure Calls May Be Either Sequential or • Concurrent. IF Concurrent, Only Parameters of Type Constant or Signal May be Used (Variables are not Defined Within Concurrent **Bodies**)
- Procedures May be Declared within Other • Procedures
- Procedure Variables are Dynamic (Don't • Maintain Their Values Between Calls)

© Dr. Alaaeldin Amin

Parameter Default Values
 Default Values May Be Specified for Parameters of Mode In only.
• The Parameter Must be either Constant or Variable (Not a Signal)
Example
Procedure increment(a: inout word32;
by: in word32:=X"0000_0001") is
Variable Sum: word32;
Variable Carry: Bit:= '0' ;
Begin
For i in a'reverse_Range Loop
Sum(i) := a(i) xor by(i) xor Carry;
Carry := (a(i) and by(i)) or (Carry and (a(i) xor by(i)));
End Loop;
a := Sum;
End Procedure increment;
CALL Examples
increment(count, X"0000_0004"); Increment by 4
increment (count); Increment by Default Value (1)
<pre>increment(count , by => open); Increment by Default</pre>

16

© Dr. Alaaeldin Amin





© Dr. Alaaeldin Amin

Meanings of *Predefined Operators* Can Be Further *Extended* To Cover Other Data Types not Covered By the Original Operator. A Function Whose Name is a String Representing the Operator is Defined for the New Operand Types. **Example** Extend the "+" Operator to Add Two 32-Bit Binary Numbers. Function "+" (a, b: Word32) Return Word32 IS **Begin Return**(int2bin(Bin2Int(a) + Bin2Int(b))); End "+": **Usage:** (a) X"1F0E 1015" + X"3AF0 0C12" (b) "+"(X"1F0E_1015", X"3AF0_0C12"); © Dr. Alaaeldin Amin

19

SubType Word32 **IS** Bit Vector(31 DownTo 0);

Valid_Bin := Check_Bounds(X''000F_FFFF'');

Valid int := Check Bounds(4095);

Function Check Bounds(Value: Integer) Return Boolean IS

Function Check_Bounds(Value: Word32) Return Boolean IS

Example :

OverLoading

Type of Passed Parameters Determine Which Function is Used

© Dr. Alaaeldin Amin

Example : OverLoad The AND Operator To Operate on Type MVL4 Operands Function "AND" (L, R: MVL4) Return MVL4 IS Type T_Table IS Array(MVL4, MVL4) OF MVL4; Constant AND Table : T Table := _____ ('X', '0', '1', 'Z') _____ (('X', '0', 'X', 'X'), -- 'X' ('0', '0', '0', '0'), -- '0' ('X', '0', '1', 'X'), -- '1' ('X', '0', 'X', 'X')); -- 'Z'

20

OverLoading

© Dr. Alaaeldin Amin

O Dr. Alaaeldin Amin

Begin

Return (AND Table(L, R));

End "AND";

The overloaded AND Operator in the Above Note : example is still CASE-INSENSITIVE, even though the operator name is placed between double quotes.

Example :

Variable v1. v2. v3: MVL4:

v3 := "and"(v1, v2); v3 := "AND"(v1, v2);v3 := v1 and v2: v3 := v1 AND v2

© Dr. Alaaeldin Amin

Packages Group Frequently Used Declaration	S
of Data Types, Subprograms, Constants, Signals	<u>s</u> ,
and <u>Components</u> .	

© Dr. Alaaeldin Amin

A Package Has a Name Consists of a **Declaration-**Part and a **Body-**Part. The Package Declaration Takes the Following General Form:

21

Packages

Package Package Name **IS** Declarations: **End** *Package Name*;

•

A Package **Body** Should Have the Same ٠ Package_Name as the Package Declaration Part. The Package Body Contains the Subprogram **Bodies** Whose Corresponding Declarations Appeared in the Package Declaration. The Package Body Takes the Following General Form:

> **Package Body** Package_Name **IS** Subprogram Bodies; **End** Package Name;

22 © Dr. Alaaeldin Amin

•	Declarations Made within an Entity Are Visible only Within the Architectural Bodies of this Entity.				
•	Declarations Appearing Within an Architectural Body Are Visible Only Within this Body and are not visible to Other Architectural Bodies Even if they Describe the Same Design Entity.				
•	Declarations Within a Package Construct, However, Can Be made Visible To Any Number of Design Entities By <i>Preceding these Design Entities</i> by a USE Clause for this Package				
Exa	ample: Declaration Part of Package Sample				
Pac	Exage Sample ISFile RSPNS: text open write_mode is ''./Digits.out'';Constant Dash30: String(1 to 30):=(Others => '-');Constant Dash60: String(1 to 60):=(Others => '-');Constant eqs: String(1 to 3) := '' = '';Shared Variable II: Line;Type Tri_Level IS ('0', '1', 'Z');				
En	SubType Bit32 IS Bit_Vector (31 downto 0); Function Invert (X: Tri_Level) Return Tri_Level; Procedure Bin2Int(Bin: in Bit_Vector; Int: out Integer); d Sample;				

🖸 Dr. Alaaeldin Amin

O Dr. Alaaeldin Amin

Package BODY Sample IS ---Function Invert (X: Tri_Level) Return Tri_Level IS Variable y: Tri_Level; **Begin** Case X IS **when '**0' => y:= '1'; **when '**1' => y:= '0'; when 'Z' => y:= 'Z'; End Case; Alaaeldin Amin **Return** (y); **End** Invert; Procedure Bin2Int (Bin: in Bit_Vector; Int: out Integer) IS Variable result: Integer:=0; Variable Tmp: Integer:=1; Begin For i in Bin'Low To Bin' high Loop **IF** Bin(i) = '1' **Then** result := result +Tmp; **End IF** Tmp := 2 * Tmp; End Loop; Int := result ; **End** Bin2Int; **End** Sample;

23

© Dr. Alaaeldin Amin

Predefined Packages - Examples

Standard Package

- Defines primitive types, subtypes, and functions.
- e.g. Type Boolean IS (false, true);
- e.g. **Type Bit is ('0', '1');**

TEXTIO Package

• Defines types, procedures, and functions for standard text I/O from ASCII files.

🔘 Dr. Alaaeldin Amin

Design Libraries...

25

- VHDL supports the use of design libraries for categorizing components or utilities.
- Applications of libraries include
 - Sharing of components between designers
 - Grouping components of standard logic families
 - Categorizing special-purpose utilities such as subprograms or types

Predefined libraries

- STD Library

© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

- Contains the **STANDARD** and **TEXTIO** packages
- Contains all the standard types & utilities
- Visible to all designs
- IEEE library
 - Contains VHDL-related standards
 - Contains the std_logic_1164 (IEEE 1164.1) package
 - * Defines a nine values logic system

- WORK library

• Root library for the user

© Dr. Alaaeldin Amin

Alaaeldin Amir

Visibility of Design Libraries & Packages

26

- To make a library <u>visible</u> to a design *entity* LIBRARY *library_name*;
- To make a Package <u>visible</u> to a design entity
 - Use library_name.Package_Name.ALL;
- The following statement is assumed by all o designs
 - LIBRARY WORK;
- To use the std_logic_1164 package
 - **LIBRARY** IEEE
 - USE IEEE.std_logic_1164.ALL

27

© Dr. Alaaeldin Amin

Process Statement

- Main Construct for Behavioral Modeling.
- Other Concurrent Statements Can Be Modeled By an Equivalent Process.
- Process Statement is a **Concurrent** Construct which Performs a Set of Consecutive (Sequential) Actions once it is Activated. Thus, Only Sequential Statements Are Allowed within the Process Body.



- Whenever a SIGNAL in the *Sensitivity_List* of the Process Changes, The Process is **Activated**.
- After Executing the Last Statement, the Process is **SUSPENDED** Until one (or more) Signal in the Process *Sensitivity_List* Changes Value where it will be **REACTIVATED**.

O Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin 28 A Process Statement Without a Sensitivity List is ALWAYS ACTIVE, i.e. After the Last Statement is Executed, Execution returns to the First Statement and Continues (Infinite Looping).

- It is **ILLEGAL** to Use WAIT-Statement Inside a Process Which Has a Sensitivity List.
- In case no Sensitivity List exists, a Process may be activated or suspended Using the WAIT-Statement :

Svntax :

- WAIT: -- Process Suspended Indefinitely
- WAIT ON Signal List; -- Waits for Events on one of the -- Signals in the List Equiv. To Process With Sensitivity List.
- WAIT UNTIL Condition; -- Event Makes Condition True
- WAIT FOR Time Out Expression:

Notes :

- 0 When a WAIT-Statement is Executed, The process Suspends and Conditions for its Reactivation Are Set.
- Process Reactivation conditions may be Mixed as follows

WAIT ON Signal_List UNTIL Condition FOR Time_Expression;

- **Process Reactivated IF:**
 - Event Occurred on the *Signal_List* while the *Condition* is True. OR
 - Wait Period Exceeds "Time Expression"
- **UNLESS SUSPENDED, Process Execution**
 - (1) Takes Zero Real Time (Process Executed in one Simulation Cycle \rightarrow Delta Time).
 - (2) **Repeats Forever** (*Infinite Loop*)

© Dr. Alaaeldin Amin

Example:

Process

Begin

- A<= '1':
- B <= '0':

End Process:

- **Sequential Processing:**
 - First A is Scheduled to Have a Value '1'
 - Second B is Scheduled to Have a Value '0'
 - A & B Get their New Values At the SAME TIME (1 **Delta Time Later**)

29

Example:

Process

Begin

Dr. Alaaeldin Amin

A<= '1':

IF (A='1') Then Action 1;

Else Action2:

End IF:

End Process:

- Assuming a '0' Initial Value of A,
 - First A is Scheduled to Have a Value '1' One Delta Time Later
 - Thus, Upon Execution of IF_Statement, A Has a Value of '0' and Action 2 will be Taken.
 - If A was Declared as a Process Variable, Action1 Would Have Been Taken

© Dr. Alaaeldin Amin

🛈 Dr. Alaaeldin Amin



F2 Mealy Model Y F1 Register D Architecture Mealy of fsm is 🔘 Dr. Alaaeldin Amin Signal D, Y: Std Logic Vector(...); -- Local Signals Begin FFs: Process(Clk) Begin **IF** (Clk'EVENT and Clk = '1') **Then** $Y \le D$; End IF; **End** Process; Transitions: **Process**(X, Y) Begin $D \le F1(X, Y);$ **End** Process: **Can Be One Process** *Output*: **Process**(X, Y) Begin $Z \le F2(X, Y);$ **End** Process: End Mealy;

31

X -

Generalized VHDL

© Dr. Alaaeldin Amin

→ Z

© Dr. Alaaeldin Amin

32

© Dr. Alaaeldin Amin



© Dr. Alaaeldin Amin

FSM example

33

© Dr. Alaaeldin Amin

entity fsm is	
port (Clk, Reset	: in Std_Logic;
Х	: in Std_Logic_Vector(0 to 1);
Z	: out Std_Logic_Vector(1 downto 0));
end fsm;	

Architecture behavior of fsm is

Type States is (st0, st1, st2, st3); Signal Present_State , Next_State : States ;

Begin

register: Process(Reset, Clk)
Begin
IF Reset = '1' Then
Present_State <= st0; -- Machine
-- Reset to st0
elsIF (Clk'EVENT and Clk = '1') Then
Present_State <= Next_state;
End IF;
End IF;
End Process;</pre>

34

© Dr. Alaaeldin Amin

```
Transitions: Process(Present State, X)
  Begin
    CASE Present State is
         when st0 =>
                   Z <= "00";
                   IF X = "11" Then Next State <= st0;
                   else Next_State <= st1;</pre>
                   End IF;
          when st1 =>
                   Z <= "01";
                   IF X = "11" Then Next State <= st0;
                                                             🖸 Dr. Alaaeldin Amin
                   else Next State <= st2;</pre>
                   End IF;
          when st2 =>
                   Z <= "10";
                   IF X = "11" Then Next State <= st2;
                   else Next_State <= st3;</pre>
                   End IF;
          when st3 =>
                   Z <= "11":
                   IF X = "11" Then Next State <= st3;
                   else Next_State <= st0;</pre>
                   End IF:
    End CASE;
End Process;
End behavior;
```

© Dr. Alaaeldin Amin

35 **Behvioral Modeling of Combinational Logic**

© Dr. Alaaeldin Amin



Modeling Strategy

1. Put All Input Signals (X) in the Process Sensitivity List. 2. Define Local Process Variables (Zvar) Corresponding To the Output Signals Z

3. In the Process Body, Compute The Local Output Variables (Zvar) as Function of the Inputs X.

4. Circuit delay is modeled by assigning **ZVAR** to the Signals Z After Delay DEL.

Process(X)

-- Declare Process Variables Variable **ZVAR**: Bit:

Begin

-- Compute ZVAR = F(X)

Z <= **ZVAR** After *Del*;

End Process;

Dr. Alaaeldin Amir 0

© Dr. Alaaeldin Amin

Behvioral Modeling of Sequential Logic

36



Modeling Strategy

1. Put **Both** the Input Signals (**X**) **AND** the **Feedback** Signals (**Y**) in the Process Sensitivity List.

2. Define Local Process Variables (Yvar and Zvar) Corresponding To the Feedback Signals (Y) and Output Signals Z Respectively.

3. In the Process Body, Compute The Local Variables $\bigcirc^{\widehat{\alpha}}$ (Yvar and Zvar) as Function of X and Yvar.

4. Circuit delay is modeled by assigning **Yvar and Zvar** to the Signals **Y** and **Z** After the Corresponding Delays.

Process(X, Y)

-- Declare Process Variables

Variable Yvar, Zvar: Bit;

Begin

```
-- Compute YVAR and Zvar = F(X, Y)
```

Z <= **Zvar** After *Delz*;

Y <= **Yvar** After *Dely*;

End Process;

COE 405 VHDL Structural Modeling

Dr.	Alaaeldin A.	Amin
Computer	Engineering	Department

E-mail: amin@ccse.kfupm.edu.sa

Home Page : <u>http://www.ccse.kfupm.edu.sa/~amin</u>

Outline

- Structural Models
- Example 4-Bit Comparator
- Elements of a Structural Model
 - Component Declarations
 - Instantiation Statements
 - Configuration
 - Binding of Component Instances
- Iterative Networks
 - 4-bit comparator
 - For...Generate Statement
 - IF...Generate Statement
- Binding Alternative
 - SR Latch Example
- Top Down Wiring
 - Sequential Comparator
 - Byte Latch
 - Byte Comparator

Structural Models

- Structural Model Starts Down-Up
- Structural Model → Set of Hierarchically Interconnected Modules.
- Leaf Cells → behavioral Description
- Wire gates into components
- <u>Iterative</u> VHDL constructs Wire components into larger designs
- Design is Top \rightarrow Down
- Implementation Bottom→ Up



Example 4-Bit Comparator



- Cascadable 4-bit comparator
- Top Level Input Control Signal Values
 - > = 0
 - < = 0
 - = = 1

4-Bit Comparator

- Cascading single bit comparators into a 4- bit comparator
- Intermediate Signals Needed for Wiring lower level Components into higher level ones





Cascadable Single-Bit Comparator



- When a > b the a_gt_b becomes 1
- When a < b the a_lt_b becomes 1
- If a = b outputs become the same as corresponding inputs



Structural Single-Bit Comparator



Basic Components & Graphical Notation

- Three basic components are used
- Will use as the basic components of several designs
- A graphical notation helps clarify wiring



Structural Single-Bit Comparator



Structural Model of Single-Bit Comparator

ENTITY bit_comparator IS

PORT (a, b, gt, eq, lt : **IN** BIT; a_gt_b, a_eq_b, a_lt_b : **OUT** BIT); END bit_comparator;

ARCHITECTURE gate_level OF bit_comparator IS

--

COMPONENT **n1** PORT (i1: IN BIT; o1: OUT BIT); END COMPONENT ; COMPONENT **n2** PORT (i1,i2: IN BIT; o1:OUT BIT); END COMPONENT; COMPONENT **n3** PORT (i1, i2, i3: IN BIT; o1: OUT BIT); END OMPONENT;

-- Component Configuration

FOR ALL : n1 USE ENTITY WORK.inv (single_delay);
FOR ALL : n2 USE ENTITY WORK.nand2 (single_delay);
FOR ALL : n3 USE ENTITY WORK.nand3 (single_delay);

--Intermediate signals **SIGNAL** im1,im2, im3, im4, im5, im6, im7, im8, im9, im10 : BIT;

6-11

Netlist Description of Single-Bit Comparator

BEGIN

g0 : n1 **PORT MAP** (a, im1); -- Generates a Bar g1 : n1 **PORT MAP** (b, im2); -- Generates b_Bar -- a_qt_b output g2 : n2 **PORT MAP** (a, im2, im3); g3 : n2 **PORT MAP** (a, gt, im4); g4 : n2 **PORT MAP** (im2, gt, im5); g5 : n3 **PORT MAP** (im3, im4, im5, a_gt_b); -- a_eq_b output g6 : n3 **PORT MAP** (im1, im2, eq, im6); g7 : n3 **PORT MAP** (a, b, eq, im7); g8 : n2 **PORT MAP** (im6, im7, a_eq_b); -- a It b output g9 : n2 **PORT MAP** (im1, b, im8); g10 : n2 **PORT MAP** (im1, lt, im9); g11 : n2 **PORT MAP** (b, lt, im10); g12 : n3 **PORT MAP** (im8, im9, im10, a lt b); **END** gate_level;

6-12

Model without Explicit Configuration Statement

ARCHITECTURE netlist OF bit comparator IS SIGNAL im1, im2, im3, im4, im5, im6, im7, im8, im9, im10 : BIT; BEGIN -- a_gt_b output g0 : ENTITY Work.inv(single_delay) PORT MAP (a, im1); g1 : ENTITY Work.inv(single_delay) PORT MAP (b, im2); g2 : ENTITY Work.nand2(single_delay) PORT MAP (a, im2, im3); g3 : ENTITY Work.nand2(single_delay) PORT MAP (a, gt, im4); g4 : ENTITY Work.nand2(single_delay) PORT MAP (im2, gt, im5); g5 : ENTITY Work.nand3(single_delay) PORT MAP (im3, im4, im5, ă_gt_b); -- a_eq_b output g6 : ENTITY Work.nand3(single_delay) PORT MAP (im1, im2, eq, im6); g7 : ENTITY Work.nand3(single_delay) PORT MAP (a, b, eq, im7); g8 : ENTITY Work.nand2(single_delay) PORT MAP (im6, im7, a_eq_b); -- a It b output g9 : ENTITY Work.nand2(single_delay) PORT MAP (im1, b, im8); g10 : ENTITY Work.nand2(single_delay) PORT MAP (im1, lt, im9); g11 : ENTITY Work.nand2(single_delay) PORT MAP (b, lt, im10); g12 : ENTITY Work.nand3(single_delay) PORT MAP (im8, im9, im10, ă_lt_b); END netlist;

6-13

General Model for Structural Architectural Bodies



Component Declarations

General Syntax

Component Comp_Name [is]
Generic (Constant_Parameters);
Port (Interface_List);
End Component;

Difference Bet Component & Entity Declarations

- 1- Component Declaration May Appear In a Package, while Entity Declarations May Not.
- 2. Entity Declaration Declares Something that Really Exists, while Component Declarations only Declare Templates That Have No Physical Existence.

6-15

Component Declarations

Ports & Interface Lists

Each Port Declaration Includes

- 1- Port Object Name (Only Signal Objects Can Be Ports).
- 2. Port (Signal) Direction of Flow (*Mode*).
- 3. The Type of the Port Signal

Four Possible Signal Modes

- 1. IN Mode -- This is The Default Mode
- 2. OUT Mode
- 3. **INOUT** Mode
- written into
 Buffer may never have more than 1 signal

driver even if it is resolved type.

- 4. Buffer Mode
- **Buffer** ports can only be connected to another buffer port or a signal with a single driver

• Both inout & Buffer Modes can be read &

Component Declarations (Port Modes)

An in port

• can be read but not updated within the module, carrying information into the module. (An in port cannot appear on the left hand side of a signal assignment.)

An out port

• can be updated but not read within the module, i.e. it carries information out of the module. (*An out port cannot appear on the right hand side of a signal assigment.*)

A buffer port

• likewise carries information out of a module, but can be both updated & read (*used as input*) within the module. Can only be connected to a signal of buffer mode.

An inout port

• is bidirectional and can be both read and updated, with multiple update sources possible.

6-17

Component Declarations

Generics& Interface Lists

- May Appear in Design *Entities* & *Component* Declarations.
- Generics Provide Means for Parameterization of:
 - Timing
 - Range of SubTypes
 - The Number of Instantiated Components, e.g. n-Bit Adder
 - Array Sizes
 - Documenting Physical Quantities, e.g. Temperature



Component Declarations

Generics& Interface Lists

- > Component Generic-Specified Values Overwrite Entity Default Values
- ➤ Association with <u>OPEN</u> Causes Default Values to be Used → Generic Map can specify only some of the parameters
- > Using **OPEN** causes use of Entity default values
- > Exclusion of Generic Map Leaves All Parameters OPEN

<u>Example</u>

Generic(tplh1, tplh2, tplh3, tphl1, tphl2, tphl3 : Time := 3 ns);

Generic Map (Open, Open, 8 NS, Open, Open, 10 NS)

<u>Alternatively</u>

Generic Map (tplh3 => 8 NS, tphl3 => 10 NS)
Component Declaration & Instantiation Example

 Example

 Package xxx IS

 Type -- Type Declarations

 Constant -- Constant Declarations

 Component N2
 -- Component Declarations

 Port (I1, I2 : Bit ; O1 :out Bit);

 End Component;

6-21

Component Instantiation Statement



... Configuration Specification



Configuration Specification ...

<u>Example</u>					
For g1, g3, g9 : Inverter					
Use Entity Work.Inv(DataFlow) ;					
For <u>Others</u> : Inverter All Other Inverter Instances					
Use Entity Work.Inv(Delayed) ; Use Diff Arch					
Frampla					
<u>Example</u> For All + Invertor					
FOR <u>ALL</u> : Inverter Use Entity Mark Inv (Data Flavy)					
Example					
Entity Inverter IS					
Port (I: in Bit: O: out Bit):					
End Entity;					
~ 					
Component Inv is					
Port (IN1 : in Bit: Out1: out Bit):					
End Component					
· · · · · · · · · · · · · · · · · · ·					
For <u>ALL</u> : Inv Use Entity Work.Inverter(DF)					
Port Map $(I => IN1, O => Out1)$;					

Binding of Component Instances

<u>A Component Instance May be Bound to A Particular</u> <u>Entity Architecture in Several Ways:</u>

- 1- Default Binding --- (Hard Binding
- 2. Configuration Specification -- (*Firm Binding*)
- 3. Configuration Declaration. -- (*Soft Binding*)

<u>Default Binding</u>

- Component Instance is Bound to an Entity which :
 - 1. Has the Same NAME as the Component
 - 2. Has the Same Number of Ports as the Component
 - 3. *Ports* Must Have The *Same Name*, *Type* and be of *Compatible modes*
- If the entity has more than one Architecture , the *Most Recently Analyzed Architecture* Will Be Used

6-25

Port Compatibility

Formal \rightarrow Actual (entity) \rightarrow (Instance)

Actual's Mode (Instance Ports)

	IN	OUT	INOUT	BUFFER
IN	X		Х	
OUT		X	Х	
INOUT			Х	
BUFFER				Х

For mal`s Mode Entity For mal Ports

... Port Map Association



6-27

Port Map Association ...



Iterative Logic... The Generate Statement



4-Bit Comparator a3 b3 a2 b2 a1 b1 a0 b0 ai ai ai ai bi bi bi bi a_gt_b im3 im0 im6 Ā> B gt A> B gt A> B gt A> B gt 1-Bit Comparator 1-Bit Comparator 1-Bit Comparator 1-Bit Comparator a_eq_b im4 im1 im7 A= B A= B A= B A= B eq eq eq eq im5 a_lt_b im8 im2 A< B A< B lt A< B lt A< B lt lt Four Bit Comparator 4 Cascading single bit into a А data A>B в four bit comparator inputa Compare Port Signals are visible in the A=B outputs > **ARCHITECTURE** Control = A<B inputs <

4-Bit Comparator: "For Generate" Statement

ENTITY nibble_comparator IS
PORT (a, b : IN BIT_VECTOR (3 DOWNTO 0); -- a and b data inputs
gt, eq, It : IN BIT; -- previous greater, equal & less than
a_gt_b, a_eq_b, a_lt_b : OUT BIT); -- a > b, a = b, a < b
END nibble comparator;</pre>

ARCHITECTURE iterative OF nibble_comparator IS

COMPONENT comp1 [IS] -- "IS" May Be Used in VHDL-93
PORT (a, b, gt, eq, lt : IN BIT; a_gt_b, a_eq_b, a_lt_b : OUT BIT);
END COMPONENT;

FOR ALL : comp1 **USE ENTITY** WORK.bit_comparator (gate_level); **SIGNAL** im : BIT_VECTOR (0 TO 8);

BEGIN

-- First Instance of Single bit comparator

c0: comp1 PORT MAP (a(0), b(0), gt, eq, lt, im(0), im(1), im(2));

6-31

4-Bit Comparator: "For Generate" Statement

c1to2: FOR i IN 1 TO 2 GENERATE

> *c*: comp1 **PORT MAP** (a(i), b(i), im(i*3-3), im(i*3-2), im(i*3-1), im(i*3+0), im(i*3+1), im(i*3+2));

END GENERATE;

-- Last Instance of Single bit comparator

c3: comp1 **PORT MAP** (a(3), b(3), im(6), im(7),

im(8), a_gt_b, a_eq_b, a_lt_b);

END iterative;

■BIT_VECTOR for Ports a & b

Separate first and last bit-slices

 Arrays for intermediate signals facilitate iterative wiring

• Can easily expand to an n-bit comparator

■Generate statement is a concurrent statement

Generate statement brackets concurrent statements

4-Bit Comparator: "IF . Generate" Statement



4-Bit Comparator: "IF . Generate" Statement



Alternative Architecture (Single Generate)

ARCHITECTURE Alt_iterative OF nibble_comparator IS constant n: Positive :=4; COMPONENT comp1 IS PORT (a, b, gt, eq, lt : IN BIT; a_gt_b, a_eq_b, a_lt_b : OUT BIT); END COMPONENT; FOR ALL : comp1 USE ENTITY WORK.bit_comparator (gate_level); SIGNAL im : BIT_VECTOR (0 TO 3*n+2); BEGIN im(0 To 2) <= gt&eq< cALL: FOR i IN 0 TO n-1 GENERATE C : comp1 PORT MAP (a(i), b(i), im(i*3), im(i*3+1), im(i*3+2), im(i*3+3), im(i*3+4), im(i*3+5)); END GENERATE; a_gt_b <= im(3*n); a_eq_b <= im(3*n+1);

 $a_{t_b} <= im(3^n+2);$

END Alt_iterative ;

Entity sr_latch IS USE 4 2-Input NAND gates to design an SR latch Port (S, R, C : **IN** Bit; q : **Out** Bit); END sr_latch; ARCHITECTURE Wrong OF sr_latch IS **COMPONENT** n2 IS abar **PORT** (i1, i2: IN BIT; o1: OUT BIT); END COMPONENT: FOR ALL : n2 **USE ENTITY** WORK.nand2 (single_delay); **SIGNAL** im1, im2, im4 : BIT; BEGIN *g1* : n2 PORT MAP (s, c, im1); *g2* : n2 PORT MAP (r, c, im2); g3: n2 PORT MAP (im1, im4, q); g4 : n2 PORT MAP (q, im2, im4); _____ -- Error ... q declared as Output **END** Wrong;

Different Binding Schemes

6-35

SR Latch Modeling ...

<u>Fix #1 (Same Architecture -- Change mode of q to Inout)</u>

Entity sr_latch IS Port (S, R, C : IN Bit; q : InOut Bit); END sr_latch;

Fix #2 (Same Architecture -- Change mode of q to Buffer)

Entity sr_latch IS Port (S, R, C : IN Bit; q : Buffer Bit); END sr_latch;

6-37

... SR Latch Modeling ...

Fix #3 (Use Local Signal - Mode of q is maintained as Out)

ARCHITECTURE Problem OF sr_latch IS COMPONENT n2 IS PORT (i1, i2: IN BIT; o1: OUT BIT); END COMPONENT; FOR ALL : n2 USE ENTITY WORK.nand2 (single_delay); SIGNAL im1, im2, im3, im4 : BIT; BEGIN g1 : n2 PORT MAP (s, c, im1); g2 : n2 PORT MAP (s, c, im2); g3 : n2 PORT MAP (r, c, im2); g3 : n2 PORT MAP (im1, im4, im3); g4 : n2 PORT MAP (im3, im2, im4); q <= im3; END Problem;

•Correct Syntax \rightarrow Problem Oscillating

•If all delays are equal then (0,0) on (q, qbar) will oscillate

•Remedy by using gates of different delay values

... SR Latch Modeling

ARCHITECTURE fast_single_delay OF nand2 IS BEGIN o1 <= i1 NAND i2 AFTER 1 NS; END fast_single_delay;

ARCHITECTURE *Problem* OF sr_latch IS COMPONENT n2 IS PORT (i1, i2: IN BIT; o1: OUT BIT); END COMPONENT; *FOR g1, g3 : n2 USE ENTITY WORK.nand2 (fast_single_delay); FOR g2, g4 : n2 USE ENTITY WORK.nand2 (single_delay);* SIGNAL im1, im2, im3, im4 : BIT; BEGIN *g1* : n2 PORT MAP (s, c, im1); *g2* : n2 PORT MAP (s, c, im2); *g3* : n2 PORT MAP (r, c, im2); *g3* : n2 PORT MAP (im1, im4, im3); *g4* : n2 PORT MAP (im3, im2, im4); q <= im3; END *Problem*;

Binding 3-Input NAND Entity (*Different Delay*) to 2-Input "NAND" Component

6-39



Port Map Association ...



6-41

... Port Map Association

<u>As</u>	soci	<u>ation is done in two steps:</u>					
1.	In	stance-To-Component $$ (Actuals \rightarrow Component Local Ports)					
2.	Componenet-To-Entity (Configuration Port Map)						
		(Component Local Ports \rightarrow Entity Formal Ports)					
	Actual	PORT MAP in Instantiation Statements defines actual signal names corresponding to Component Port Names					
actual actual actual actual		Specifying PORT MAP in Configuration Statements is Optional					
	> actual	To Override Entity Local Port Names by Component Port Names, USE PORT MAP in Configuration Statement					
	>	IF No Port Map is Specified in Configuration Statement, Local Port Names of COMPONENT declaration are the Default and they must be the Same as the Formals of the Design Entity.					
		A Declared Signal Can Be Associated with A Formal Port of Any Mode As Long As It Has The Same Type					

Default Biniding <u>Default Binding</u>: Component instance is Bound

to an Entity which :

- Has the same NAME as the Component
- Has the same number of Ports as the Component
- Ports must have the Same Name, Type and be of Compatible modes
- The most Recently analyzed Architecture will Be used
- A declared Signal can be associated with A Formal Port of Any Mode as long as it has the **Same Type**

Port Compatibility: Formal => Actual

OUT **INOUT BUFFER** IN IN Х Х Formal's Mode OUT Х Х **Entity Formal Ports INOUT** Х BUFFER X

Actual's Mode (Instance Ports)

Use of Configuration Specifications



Sequential Comparator ...

- Compare consecutive sets of data on an 8-bit input bus.
- Data on the input bus are synchronized with a clock signal







Byte Latch

ENTITY byte_latch IS **PORT** (di : in BIT_VECTOR (7 DOWNTO 0); clk : in BIT; qo : **OUT** BIT_VECTOR(7 DOWNTO 0)); END byte_latch; _ _ ARCHITECTURE iterative OF byte_latch IS **COMPONENT** d_latch PORT (d, c : IN BIT; q : OUT BIT); **END** COMPONENT; BEGIN g : FOR i IN di'RANGE GENERATE L7DT0 : d_latch PORT MAP (di(i), clk, qo(i)); END GENERATE; **END** iterative;

... Sequential Comparator ...

ENTITY old_new_comparator IS		
PORT (i : in BIT_VECTOR (7 DOWNTO 0);		
clk : in BIT; compare : out BIT);		
END old_new_comparator;	.8	
	old	
ARCHITECTURE wiring Of	comparator	
old_new_comparator IS	byte_latch	
COMPONENT byte_latch		
PORT (di : in bit_vector (7 downto 0);	Data 8 new	
clk : in bit ; qo : out bit_vector (7 downto 0));		
END COMPONENT;		
COMPONENT byte_comparator		
PORT (a, b : in bit_vector (7 downto 0); gt,		
eq, lt : in bit; a_gt_b, a_eq_b, a_lt_b : out bit);		
END COMPONENT;		
SIGNAL con1 : BIT_VECTOR (7 DOWNTO 0);		
SIGNAL vdd : BIT := '1';		
SIGNAL gnd : BIT := $'0'$;		
_	6-48	

... Sequential Comparator

BEGIN

ℓ: byte_latch PORT MAP (i, clk, con1);

c: byte_comparator

PORT MAP (con1, i, gnd, vdd, gnd, OPEN, compare, OPEN); END wiring;

•Unconnected Outputs → OPEN
•Unconnected Inputs (Only with Default Specified) → OPEN

COE 405 Test Benches && File I/O

Dr. Alaaeldin A. Amin Computer Engineering Department

E-mail: amin@ccse.kfupm.edu.sa

Home Page : <u>http://www.ccse.kfupm.edu.sa/~amin</u>

Outline

- Test Benches
- VHDL Files
- File Types & External I/O
 - Opening & Closing Files
 - Text Input and Output
 - Byte Comparator





- A <u>Testbench</u> is an <u>Entity without Ports</u> that has a <u>Structural</u> <u>Architecture</u>
- The Testbench Architecture, in general, has 3 major components:
 - Instance of the Entity Under Test (EUT)
 - Test Pattern Generator (Generates Test Inputs for the Input Ports of the EUT)
 - Response Evaluator (Compares the EUT Output Signals to the Expected Correct Output)
- Input & Output ports of the EUT must be declared as local signals

6-3

Testbench Example ...

Entity nibble_comparator_test_bench IS
End nibble_comparator_test_bench ;

ARCHITECTURE input_output OF nibble_comparator_test_bench IS

COMPONENT comp4 **IS**

PORT (a, b : IN bit_vector (3 DOWNTO 0); gt, eq, It : IN BIT;

```
a_gt_b, a_eq_b, a_lt_b : OUT BIT);
```

END COMPONENT;

FOR a1 : comp4 USE ENTITY WORK.nibble_comparator(iterative);

eq

SIGNAL a, b : BIT_VECTOR (3 DOWNTO 0);

SIGNAL eql, lss, gtr, gnd : BIT; SIGNAL vdd : BIT := '1';

BEGIN

a1: comp4 PORT MAP (a, b, gnd, vdd, gnd, gtr, eql, lss);

6-4

...Testbench Example

a2: a <= "0000", --a = b (steady state) "1111" AFTER 0500 NS, -- a > b (worst case) "1110" AFTER 1500 NS, -- a < b (worst case) "1110" AFTER 2500 NS, -a > b (need bit 1 info) "1010" AFTER 3500 NS, -- a < b (need bit 2 info) "0000" AFTER 4000 NS, -- a < b (steady state, prepare FOR next) "1111" AFTER 4500 NS, -- a = b (worst case) "0000" AFTER 5000 NS, -a < b (need bit 3 only, best case) "0000" AFTER 5500 NS, -- a = b (worst case) "1111" AFTER 6000 NS; -a > b (need bit 3 only, best case) *a3* : b <= "0000", --a = b (steady state) "1110" AFTER 0500 NS, -- a > b (worst case) "1111" AFTER 1500 NS, -- a < b (worst case) "1100" AFTER 2500 NS, -- a > b (need bit 1 info) "1100" AFTER 3500 NS, -- a < b (need bit 2 info) "1101" AFTER 4000 NS, -- a < b (steady state, prepare FOR next) "1111" AFTER 4500 NS, -- a = b (worst case) "1110" AFTER 5000 NS, -a < b (need bit 3 only, best case) "0000" AFTER 5500 NS, -- a = b (worst case) "1110" AFTER 6000 NS; -a > b (need bit 3 only, best case) END input_output;

6-5

VHDL Files

- Files provide a way for a VHDL design to communicate with the host environment.
- File declarations make a file available for use to a design.
- Files can be opened for reading and writing:
 - In VHDL87, files are opened and closed when their associated objects come into and out of scope.
 - In VHDL93 explicit **file_open()** and **file_close()** procedures were added.
 - The contents of a file may only be accessed sequentially.
- The package **standard** defines basic file I/O routines for VHDL types.
- The package **textio** defines more powerful routines handling I/O of text files.

VHDL Files

VHDL '87: FILE identifier : file_type is [mode] "file_name";

<u>VHDL '93:</u>

FILE identifier : file_type [[open mode] is "file_name";

• A file type must be defined for each VHDL type that is to be input from or output to a file:

TYPE bit_file is FILE of bit;



6-7

... Opening & Closing Files ...

- **FILE_OPEN** MUST be used with *declared files* which are not IMPLICITLY opened
 - **FILE** file1 : logic_data; -- Not Implicitly Opened. → file must be explicitly opened to be associated with a **physical** file
 - **FILE** file2 : logic_data **IS** "Input.dat"; -- *file IMPLICITLY opened in the default "Read_Mode"*
 - FILE file3 : logic_data OPEN READ_MODE IS "Input.dat";
 - FILE file4 : logic_data OPEN Write_Mode IS "output.dat";
- **FILE_OPEN**(file1, "input.dat", READ_MODE);
- **FILE_OPEN**(file1, "output.dat", WRITE_MODE);
- FILE_CLOSE(file1);

TEXT Input & Output

• The **TEXTIO** package of the **std** library contains basic functions and procedures:

use std.textio.all;

- The basic **read** and **write** operations of the FILE type are not very useful because they work with binary files.
- The following data types are supported by the **TEXTIO** routines:
 - Bit, Bit_vector
 - Boolean
 - Character, String
 - Integer, Real
 - Time

6-9

TEXT Input & Output

- The **TEXTIO** package provides additional **TYPES** and read/write **subprograms** for manipulating text more easily and efficiently:
 - The **LINE** type is a text buffer used to interface VHDL I/O and the file. Only the **LINE** type may read from or write to a file.
 - A new **File** type of **TEXT** is also defined. A file of type **TEXT** may only contain ASCII characters.

6-11

TEXT Input & Output

- Procedures defined by **TEXTIO** package include:
- Readline(f, k) -- reads a LINE of file f and places it in -- buffer k (of type LINE)
- Read(k, v1, v2,...) -- reads values vi from the LINE k
- write(k, v1, v2,...) -- writes values vi to the LINE k
- writeline(f,k) -- writes the LINE k to file f
- endfile(f) -- returns true at the end of file

A line is first read from the file via *readline* command and is dis-assembled in variables with successive *read* statements.

A line is assembled first via *write* commands and is finally written to the file with a *writeline* statement.



TEXT Input & Output (EXAMPLE)

```
use std.textio.all;
type state is (reset, good);
procedure display_state(current_state: in state) is
variable k : line;
file flush : text OPEN Write_Mode is "debug.txt";
variable state_string : string(1 to 7);
begin
   case current_state is
       when reset => state_string := "reset
                                              ";
       when good => state_string := "good
                                              ";
   end case;
write (k, state_string, left, 7);
writeline (flush, k);
end display_state;
```

6-13

TEXT Input & Output (EXAMPLE)

```
stimuli : process
variable l_in : LINE; variable char : character;
variable data_0,data_1: Bit_vector(7 downto 0);
file stim_in : TEXT is "stim_in.txt";
begin
  w value 0 <= (others => '0');
  w_value_1 <= (others => '0');
  wait for period;
  while not endfile(stim in) loop
    readline (stim_in,l_in); read (l_in,data_0);
    w_value_0 <= data_0;</pre>
    read (l_in, char); read (l_in, data_1);
    w_value_2 <= data_1;</pre>
    wait for period;
  end loop;
  wait;
end process stimuli;
```

TEXT Input & Output (EXAMPLE)

Fultst: Process

-----VAriable ll: Line;
Variable N1: Integer range 0 to 255;
Variable P1, rslt: Integer;
begin
Lp0: While not EndFile (Stim_in) Loop
 readline (stim_in , ll);
 read(ll, N1);
 N <= Int2Bin (N1 , 8); -- N is a Bit_Vector 7 downto 0)
 wait for Period;
 "More Processing"
End Loop Lp0;
File_Close(stim);
end Process Fultst;</pre>

TEXTIO Package (READ)

PROCEDURE READLINE(file f: TEXT; L: out LINE);
PROCEDURE READ(L:inout LINE; VALUE: out bit);
PROCEDURE READ(L:inout LINE; VALUE: out bit_vector);
PROCEDURE READ(L:inout LINE; VALUE: out BOOLEAN);
PROCEDURE READ(L:inout LINE; VALUE: out character);
PROCEDURE READ(L:inout LINE; VALUE: out integer);
PROCEDURE READ(L:inout LINE; VALUE: out real);
PROCEDURE READ(L:inout LINE; VALUE: out string);
PROCEDURE READ (L:inout LINE; VALUE: out time);

6-15

TEXTIO Package (Write)

PROCEDURE WRITELINE(file f : TEXT; L : inout LINE); PROCEDURE WRITE(L : inout LINE; VALUE : in bit; JUSTIFIED: in SIDE := right; FIELD: in WIDTH := 0; PROCEDURE WRITE(L : inout LINE; VALUE : in bit_vector; JUSTIFIED: in SIDE := right; FIELD: in WIDTH := 0; PROCEDURE WRITE(L : inout LINE; VALUE : in BOOLEAN; JUSTIFIED: in SIDE := right; FIELD: in WIDTH := 0; PROCEDURE WRITE(L : inout LINE; VALUE : in character; JUSTIFIED: in SIDE := right; FIELD: in WIDTH := 0; PROCEDURE WRITE(L : inout LINE; VALUE : in integer; JUSTIFIED: in SIDE := right; FIELD: in WIDTH := 0;

6-17

TEXTIO Package (Write)

PROCEDURE WRITE(L : inout LINE; VALUE : in real; JUSTIFIED: in SIDE := right; FIELD: in WIDTH := 0; DIGITS: in NATURAL := 0); PROCEDURE WRITE(L : inout LINE; VALUE : in string; JUSTIFIED: in SIDE := right; FIELD: in WIDTH := 0); PROCEDURE WRITE(L : inout LINE; VALUE : in time; JUSTIFIED: in SIDE := right; FIELD: in WIDTH := 0; UNIT: in TIME := ns);

Test Bench Package (Write)

Package T_Bench IS

File Stims_in: text open read_mode is "./Data_in.txt"; File RSPNS: text open write_mode is "./Data_out.txt"; Shared Variable II: Line;

.....

Constant Dash10: String(1 to 10):=(Others => '-'); Constant Dash30: String(1 to 30):=(Others => '-'); Constant Dash60: String(1 to 60):=(Others => '-'); Constant eqs: String(1 to 3) := " = "; End T_Bench;

SAMPLE Test Bench (1)

Repeated ADD Multiplier

Use std. TEXTIO. ALL: **Use** work.Bin Arith.ALL; Use work.T Bench.ALL; entity tst MR is end tst1 MR; Architecture struc of tst MR is Component Add Multr is **Generic** (n : positive:=4); Port (A, X : in Unsigned(n-1 downto 0); Strt, Reset, clk: in Bit; P : out Unsigned(2*n-1 downto 0); Done: out Boolean := False); end Component; Signal A, X : Unsigned(3 downto 0); Signal Strt. Reset: Bit; Signal Clk : Bit := '0'; Signal P : Unsigned(7 downto 0); **Signal** Done, Stop Clk: Boolean := False; begin Clk <= not clk after 10 ns when not(stop Clk) else '0'; MR1: Add Multr **Generic** Map (n => 4) **Port** Map(A, X, Strt, Reset, clk, P, Done); tst:Process variable nn : Positive:=4; **variable** Ntot: Positive :=2**nn; constant crrct: string(1 to 16):= " Correct Result "; constant wrng: string(1 to 21) := " *** WRONG Result ***"; begin Reset <= '1'; wait For 5 ns; Reset <= '0'; Strt <= '0'; wait For 5 ns; outLp: For i in Ntot-1 downto 0 Loop A <= Int2**Unsigned**(i,nn); For j in i downto 0 Loop inrLp: X <= Int2Unsigned(j,nn);</pre>

```
wait For 0 ns; -- Causes Delta time to pass For A &
                         --X to assume their new values
          write(11."A"&egs); -- writes "A = "
          write(ll,Bit Vector(A)); -- writes Bit Vector value
                                   -- of A
          write(11,"("&eqs); -- writes "( = "
          write(ll, i); -- writes the integer value of A
          write(ll,R Pran&Spc&" X ");
          write(11,"B"&eqs); -- writes "B = "
          write(ll,Bit Vector(X)); -- writes Bit Vector value
                                   -- of B
          write(11,"("&eqs); -- writes "( = "
          write(ll, j); -- writes the integer value of B
          write(11,")" &eqs); -- writes ")"
          strt <='1';
          wait until not(Done) and clk='1' and clk'event;
          strt <= '0';
          wait until Done;
          write(ll,Bit_Vector(P)); -- writes Bit_Vector value
                                   -- of P
          write(11."("&egs); -- writes "( = "
          write(ll, IntVal(P)); -- writes the integer value
                                -- of P
          write(ll,R Pran&Spc&Arrow); -- writes ")"
          IF IntVal(P)= i*i then
            write(ll, crrct);
          else
           write(ll, wrng);
          end if;
          writeline(Rspns, ll);
          write(11, dash40);
          writeline(Rspns, ll);
      End Loop;
      write(11, dash85);
      writeline(Rspns, 11);
      write(ll, dash85);
      writeline(Rspns, ll);
   End Loop;
   stop Clk <= True;</pre>
  File_Close(Rspns);
  wait;
End Process;
```

end struc;

SAMPLE Test Bench (2)

Repeated ADD Multiplier

Architecture struc2 of tst_MR is Component Add Multr is **Generic** (n : positive:=4); Port (A, X : in Unsigned(n-1 downto 0); Strt, Reset, clk: in Bit; P : out Unsigned(2*n-1 downto 0); Done: out Boolean := False); end Component; Signal A, X : Unsigned(3 downto 0); Signal Strt, Reset: Bit; Signal Clk : Bit := '0'; Signal P : Unsigned(7 downto 0); Signal Done, Stop_Clk: Boolean := False; begin Clk <= not clk after 10 ns when not(stop Clk) else '0'; MR1: Add Multr Generic Map (n => 4) Port Map(A, X, Strt, Reset, clk, P, Done); tst:Process variable Lin : Line; variable nn : Positive:=4; **variable** i, j: Positive ; constant crrct: string(1 to 16):= " Correct Result "; constant wrng: string(1 to 21) := " *** WRONG Result ***"; begin Readline(Stims, Lin); Read(Lin, nn); Reset <= '1'; wait For 5 ns; Reset <= '0'; Strt <= '0'; wait For 5 ns; While not(EndFile(Stims)) loop outLp: Readline(Stims, Lin); Read(Lin, i); Read(Lin, j); A <= Int2Unsigned(i,nn); X <= Int2Unsigned(j,nn); wait for 0 ns; -- Causes Delta time to pass for A & X to assume -- their new values write(11, "A"&eqs); -- writes "A = " write(ll,Bit_Vector(A)); -- writes Bit_Vector value of A write(11,"("&eqs); -- writes "(= " write(11, i); -- writes the integer value of A write(ll,R_Pran&Spc&" X "); write(11,"B"&eqs); -- writes "B = " write(11,Bit Vector(X)); -- writes Bit Vector value of B

write(11,"("&eqs); -- writes "(= " write(11, j); -- writes the integer value of B write(11,")" &eqs); -- writes ")" strt <='1';wait until not(Done) and clk='1' and clk'event; strt <='0'; wait until Done; write(ll,Bit Vector(P)); -- writes Bit Vector value of P write(11,"("&eqs); -- writes "(= " write(ll, IntVal(P)); -- writes the integer value of P write(11,R_Pran&Spc&Arrow); -- writes ")" IF IntVal(P) = i*i then write(11, crrct); else write(ll, wrng); end if: writeline(Rspns, ll); write(11, dash85); writeline(Rspns, 11); write(11, dash85); writeline(Rspns, ll); End Loop; stop_Clk <= True;</pre> File Close(Stims); File Close(Rspns); wait; End Process;

end struc2;

Chapter 6

Design_Organization & Parameterization

OUTLINE

- Subprograms for Test Benches
- Design Parametrization
- . Design libraries
 - **o IEEE Library**
 - Std_Logic_1164 Package (9-Valued Logic)
 - Numeric_Std'' Package

© Dr. Alaaeldin Amin

TEST BENCH SubPrograms

ARCHITECTURE *procedural* OF *nibble_comparator*_test_bench is TYPE integers IS ARRAY (0 TO 12) OF INTEGER;

PROCEDURE apply_data (SIGNAL target : OUT BIT_VECTOR

(3 DOWNTO 0); CONSTANT values : IN integers;

CONSTANT period : IN TIME) IS

VARIABLE buf : BIT_VECTOR (3 DOWNTO 0);

BEGIN

Type Mismatch??

FOR i IN values'LOW TO values'High LOOP

int2bin (values(i), buf); -- buf := int2bin(values(i));

target <= TRANS**PORT** buf AFTER *i* * *period*;

END LOOP;

END apply_data;

Component comp4 PORT (a, b : IN bit_vector (3 DOWNTO 0); gt, eq, lt : IN BIT; a_gt_b, a_eq_b, a_lt_b : OUT BIT); END Component;

FOR a1 : comp4 USE ENTITY work.nibble_comparator(structural);

SIGNAL a, b : BIT_VECTOR (3 DOWNTO 0); SIGNAL eql, lss, gtr, gnd : BIT:= '0'; SIGNAL vdd : BIT := '1';

BEGIN

a1: comp4 **PORT MAP** (a, b, gnd, vdd, gnd, gtr, eql, lss); *apply_data* (a, 0&15&15&14&14&14&14&10&00&15&00&00&15, 500 NS); *apply_data* (b, 0&14&14&15&15&12&12&12&15&15&15&00&00, 500 NS);

END procedural;

- Two *concurrent* procedure calls of *apply_data*.
- Procedure uses *integers* and places *binary equivalent* on target signal
- Invoked at initialization or when inputs change (*Here Called Once*)

© Dr. Alaaeldin Amin

Design_Parametrization

```
ENTITY inv_t IS
GENERIC (tplh : TIME := 3 NS; tphl : TIME := 5 NS);
PORT (i1 : in BIT; o1 : out BIT);
```

END inv_t;

ARCHITECTURE average_delay OF inv_t IS BEGIN o1 <= NOT i1 AFTER (tplh + tphl) / 2; END average_delay;

ARCHITECTURE Asym_delay OF inv_t IS BEGIN

```
Process(i1)
Variable V: Bit;
Begin
V := NOT i1;
Case V is
When '0' => o1 <= '0' after tphl;
When '1' => o1 <= '1' after tplh;
End Case;
END;
END Asym_delay;</pre>
```

ENTITY nand2_t IS GENERIC (tplh : TIME := 4 NS; tphl : TIME := 6 NS); PORT (i1, i2 : IN BIT; o1 : OUT BIT); END nand2_t;

ARCHITECTURE average_delay OF nand2_t IS BEGIN o1 <= i1 NAND i2 AFTER (tplh + tphl) / 2; END average_delay;

- **GENERICs** allow passing various design parameters
- New versions of gate descriptions (Architecture bodies)

contain timing information.

GENERICs can include default values

ENTITY nand3_t IS
 GENERIC (tplh : TIME := 5 NS; tphl : TIME := 7 NS);
 PORT (i1, i2, i3 : IN BIT; o1 : OUT BIT);
END nand3_t;

ARCHITECTURE average_delay OF nand3_t IS BEGIN

o1 <= **NOT** (i1 and i2 and i3) **AFTER** (tplh + tphl)/2; **END** average_delay; © Dr. Alaaeldin Amin

Values Passed to Generic Parameters

Several alternatives for passing values to **GENERIC**s

1. Using entity defaults

2. Passing_Values Through Component Defaults

- 3. Assigning fixed values
- 4. Passing values from higher level components

<u>1. Using Entity Default Values</u>

No Generics Specified in Component Declarations

ARCHITECTURE default_delay OF bit_comparator IS

Component n1 **is PORT** (i1: **IN** BIT; o1: **OUT** BIT); **END Component;**

Component n2 is **PORT** (i1, i2: IN BIT; o1: OUT BIT); END Component;

Component n3 is **PORT** (i1, i2, i3: IN BIT; o1: OUT BIT); **END Component**;

FOR ALL : n1 USE ENTITY WORK.inv_t (average_delay); FOR ALL : n2 USE ENTITY WORK.nand2_t (average_delay); FOR ALL : n3 USE ENTITY WORK.nand3_t (average_delay);

-- Intermediate signals

SIGNAL im1,im2, im3, im4, im5, im6, im7, im8, im9, im10 : BIT;

BEGIN

-- a_gt_b output

g0 : n1 **PORT MAP** (a, im1); g1 : n1 **PORT MAP** (b, im2); g2 : n2 **PORT MAP** (a, im2, im3); g3 : n2 **PORT MAP** (a, gt, im4); g4 : n2 **PORT MAP** (im2, gt, im5); g5 : n3 **PORT MAP** (im3, im4, im5, a_gt_b);

-- a_eq_b output

g6 : n3 **PORT MAP** (im1, im2, eq, im6); g7 : n3 **PORT MAP** (a, b, eq, im7); g8 : n2 **PORT MAP** (im6, im7, a_eq_b);

-- a_lt_b output

g9 : n2 **PORT MAP** (im1, b, im8); g10 : n2 **PORT MAP** (im1, lt, im9); g11 : n2 **PORT MAP** (b, lt, im10); g12 : n3 **PORT MAP** (im8, im9, im10, a_lt_b);

END *default_delay*;

- Component declarations do not contain **GENERIC**s
- Component instantiation are as before (Only Port maps)
- Entity default values are used.

© Dr. Alaaeldin Amin

2. Passing_Values Through Component Defaults

ARCHITECTURE *iterative* **OF** *nibble_comparator* **IS**

Component comp1 is

Generic (tplh1: Time := 2 ns; tplh2: Time:= 3 ns; tplh3: Time:= 4 ns; tphl1: Time:= 4 ns; tphl2: Time:= 5 ns; tphl3: Time:= 6 ns); Port (a, b, gt, eq, lt : in Bit; a_gt_b, a_eq_b, a_lt_b : Out Bit); END Component;

FOR ALL : comp1 **USE ENTITY** WORK.bit_comparator_t (passed_delay);

SIGNAL im : BIT_VECTOR (0 TO 8);

BEGIN

c0: comp1 **Port Map** (a(0), b(0), gt, eq, lt, im(0), im(1), im(2)); -- *No Generic Map*...

c1to2: FOR i IN 1 TO 2 GENERATE

c: comp1 **PORT MAP** (a(i), b(i), im(i*3-3), im(i*3-2), im(i*3-1), im(i*3+0), im(i*3+1), im(i*3+2)); -- *No Generic Map...*

END GENERATE;

c3: comp1 **PORT MAP** (a(3), b(3), im(6), im(7), im(8),

a_gt_b, a_eq_b, a_lt_b); -- *No Generic Map*...

END iterative;

 Exclusion of GENERIC Map from instances leaves all parameters OPEN → Declared Component Default Generic Parameter Values are used.

3. Assigning Fixed Values to Generic Parameters

ARCHITECTURE fixed_delay OF bit_comparator IS

Component n1 is

Generic (tplh, tphl : Time); **Port** (i1: **in** Bit; o1: **out** Bit); **END Component;**

Component n2 is

Generic (tplh, tphl : Time); **Port** (i1, i2: **in** Bit; o1: **out** Bit); **END Component;**

Component n3 is

Generic (tplh, tphl : Time); **Port** (i1, i2, i3: **in** Bit; o1: **out** Bit); **END Component;**

FOR ALL : n1 USE ENTITY WORK.inv_t (average_delay);
FOR ALL : n2 USE ENTITY WORK.nand2_t (average_delay);
FOR ALL : n3 USE ENTITY WORK.nand3_t (average_delay);

-- Intermediate signals

SIGNAL im1,im2, im3, im4, im5, im6, im7, im8, im9, im10 : BIT;

BEGIN

-- a_gt_b output

g0 : n1 Generic Máp (2 NS, 4 NS) Port Map (a, im1); g1 : n1 Generic Map (2 NS, 4 NS) Port Map (b, im2); g2 : n2 Generic Map (3 NS, 5 NS) Port Map (a, im2, im3); g3 : n2 Generic Map (3 NS, 5 NS) Port Map P (a, gt, im4); g4 : n2 Generic Map (3 NS, 5 NS) Port Map (im2, gt, im5); g5 : n3 Generic Map (4 NS, 6 NS) Port Map (im3, im4, im5, a_gt_b); -- a_eq_b output

g6 : n3 Generic Map (4 NS, 6 NS) Port Map (im1, im2, eq, im6);

-- a_lt_b output

g9 : n2 Generic Map (3 NS, 5 NS) Port Map (im1, b, im8);

END fixed_delay;

- Component declarations contain **GENERIC**s
- Component instantiation contain GENERIC MAP Values
- **GENERIC MAP** specified **Values** overwrite default

values

© Dr. Alaaeldin Amin 4. Passing Values From Higher Level Specs



To pass values, higher level units must contain GENERICS

• A timed *bit comparator* is developed

ARCHITECTURE *passed_delay* **OF** bit_comparator_t **IS**

Component n1is

Generic (tplh, tphl : Time); Port (i1: in Bit; o1: out Bit); **END Component;**

Component n2 is

Generic (tplh, tphl : Time); Port (i1, i2: in Bit; o1: out Bit); **END Component;**

Component n3 is Generic (tplh, tphl : Time); Port (i1, i2, i3: in Bit; o1: out Bit); **END Component;**

© Dr. Alaaeldin Amin **FOR** ALL : n1 USE **ENTITY** WORK.inv t (average delay); **FOR** ALL : n2 USE **ENTITY** WORK.nand2_t (average_delay); **FOR** ALL : n3 **USE ENTITY** WORK.nand3 t (average delay); -- Intermediate signals **SIGNAL** im1,im2, im3, im4, im5, im6, im7, im8, im9, im10 : Bit; BEGIN Passed Parameters -- a gt b output g0 : n1 Generic Map (*tplh1*, *tphl1*) Port Map (a, im1); g1 : n1 Generic Map (*tplh1*, *tphl1*) Port Map (b, im2); g2 : n2 Generic Map (tplh2, tphl2) Port Map (a, im2, im3); g3 : n2 Generic Map (*tplh2*, *tphl2*) Port Map (a, gt, im4); g4 : n2 Generic Map (*tplh2*, *tphl2*) Port Map (im2, gt, im5); g5 : n3 Generic Map (tplh3, tphl3) Port Map (im3, im4, im5, a gt b);

-- a_eq_b output

g6 : n3 Generic Map (*tplh3*, *tphl3*) Port Map (im1, im2, eq, im6);

-- a_lt_b output

g9: n2 Generic Map (tplh2, tphl2) Port Map (im1, b, im8);

END passed_delay;

- **Component** declarations include **GENERIC**s
- Component *instantiations* include passed values
- **GENERIC** maps are required

© Dr. Alaaeldin Amin **<u>5. Summary</u>**



© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

6. <u>Combining Parameter with Default Values (Association</u> with <u>OPEN</u>) & Passing Values to Other Parameter

<u>Alternative 1</u>: (Generics Map Positional Association → OPEN Keyword)

ARCHITECTURE iterative OF nibble_comparator IS **BEGIN**

c0: comp1

GENERIC MAP (Open, Open, 8 NS, Open, Open, 10 NS)

PORT MAP (a(0), b(0), gt, eq, lt, im(0), im(1), im(2));

END iterative;

<u>Alternative 2:</u> (Generic Map Named Association)

ARCHITECTURE iterative OF nibble_comparator IS

•••••

BEGIN

c0: comp1

GENERIC MAP (tplh3 => 8 NS, tphl3 => 10 NS)

PORT MAP (a(0), b(0), gt, eq, lt, im(0), im(1), im(2));

END iterative;

- A **GENERIC Map** May specify only some of the parameters
- Using **OPEN** causes use of default Component Values
- Alternatively, association by name can be used

© Dr. Alaaeldin Amin

Design Libraries

• A *Design Library* is A Set of <u>*Pre-Compiled Pre-Analyzed Design Units*</u>.

Design Units:

- o Entities,
- o Architecture Bodies,
- o Package Declarations,
- o Package Bodies, and
- o Configurations

Two Types of Libraries:

- 1. <u>Working Library</u> (WORK) {<u>A Predefined</u> library into which a Design Unit is Placed after Compilation.},
- 2. <u>Resource Libraries</u> {Contain design units that can be referenced within the design unit being compiled}.
 - Only one library can be the **Working** Library
 - Any number of Resource Libraries May be Used by a Design Entity
 - o There is a Number of Predefined Resource Libraries
 - The Library Clause is Used To Make A Given Library Visible
 - The Use-Clause Causes Package Declarations Within a Library to be Visible

o Library Management Tasks, e.g. Creation or Deletion, are

not Part of the VHDL Language Standard \rightarrow Tool Dependent

Predifined Libraries:

- The STD Library Contains 2 Packages Standard and Textio (See Appendix F in the Textbook).
- The Standard Package Contains All the Predefined Data Types, e.g. BIT, BIT_Vector, Character, Integer, Boolean, etc.
- The *Textio* Package Contains some Utilities for reading and writing of Data into Files
- By Default, Every Design Unit is Assumed to Contain the Following Declarations:

LIBRARY STD, work; USE STD.Standard.All;

- Another Standard Library is the IEEE Library which Contains the Standard Package Std_Logic_1164 which is becoming a De Facto Standard for all Synthesis Tools (See Appendix G in the Textbook).
- The Std_Logic_1164 Package Defines a new Logic System consisting of 9-Valued Data Type and Related Utility Functions and Procedures For This 9-Vlued System.
- Subtypes of this 9-Valued Are Also Defined Together with Overloaded Functions and Operations on these Subtypes

© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

LIBRARY IEEE ; USE IEEE.STD

IEEE.STD_Logic_1164.All ;

STD LOGIC 1164 9-Valued Logic System

TYPE std_ulogic IS (

- 'U', -- Uninitialized {Important For Sequential Systems}
- 'X', -- Forcing Unknown {*Contention*}
- **'0'**, -- Forcing 0
- **'1'**, -- Forcing 1
- 'Z', -- High Impedance
- 'W', -- Weak Unknown
- 'L', -- Weak 0 {, e.g. Logic 0 Held Dynamically on a Capacitor}
- 'H', -- Weak 1 {, e.g. Logic1 Held Dynamically on a Capacitor}
- '-' -- Don't care{ *Used To Optimize Synthesis* }

); TYPE *std_ulogic_vector* IS Array (Natural Range <>) OF *std_ulogic* ;

Resolving Multiple Values on the Same Signal Driver:

1. Strong Dominates Weak

- 2. Weak Dominates Z
- 3. Conflicts of Equal Strength is Unknown at That Strength




TYPE stdlogic_table IS ARRAY(std_ulogic, std_ulogic) OF std_ulogic;

resolution function											
CONSTANT resolution_table : stdlogic_table := (
	U	x	0	1	Z	W	L	н	-		I
(יטי,	יטי),	 ט							
(יטי,	'X',	יצי),	 x						
(יטי,	'X',	'0',	'X',	'0',	'0',	'0',	'0',	יצי),	 0
(יטי,	'X',	'X',	'1',	'1',	'1',	'1',	'1',	יצי),	 1
(יטי,	'X',	'0',	'1',	'Z',	'W',	ч∟ч,	'н',	יצי),	 Z
(יטי,	'X',	'0',	'1',	'W',	'W',	'W',	'W',	יצי),	 W
(יטי,	'X',	'0',	'1',	'L',	'W',	ч∟ч,	'W',	יצי),	 L
(יטי,	'X',	'0',	'1',	'н',	'W',	'W',	'н',	יצי),	 н
(יטי,	'X',	יצי)	 -						
)	;									

© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

- *std_ulogic* is the <u>base type</u> defined in the 1164 standard
 - This is an unresolved type
 - o *std_ulogic* cannot have multiple drivers
- *Std_logic* is the *resolved* **subtype** of *std_ulogic*
- A *resolved* type is always a **subtype** of another *unresolved*

type

SUBTYPE std_logic IS resolved std_ulogic ; TYPE std_logic_vector Is Array (Natural Range <>) OF std_logic ;

You should use *std_ulogic* and *std_ulogic_vector* for signals that only require one driver

 accidental connections between signals that should only have one driver can be detected by the compiler

Illustrative Examples

```
Signal ta,tb : bit;
begin
    ta <= transport '1' after 2 ns;
    tb <= transport '1' after 3 ns;
p1:process
begin
    tb <= transport '0' after 5 ns;
    wait;
end process p1;
```

-- ERROR: Nonresolved Signal tb

'tb' has multiple drivers

```
Signal tb : std logic;
begin
-- 'tb' has multiple drivers
   tb <= transport '1' after 3 ns; -- DRV0
p1:process
begin
   tb <= transport 'L' after 5 ns; -- DRV1
   wait;
end process p1;
   tb <= transport 'X' after 10 ns; -- DRV 2
end;
```

What does the waveform of signal tb look like?



```
Signal tc : std_logic := `Z';
begin
-- 'tc' has multiple drivers
    tc <= transport '1' after 3 ns; -- DRV0
p1:process
begin
    tc <= transport `L' after 5 ns; -- DRV1
    wait;
end process p1;
    tc <= transport `X' after 10 ns; -- DRV 2
end;
```

What does the waveform of signal tc look like?



What does the waveform of signal td look like?



© Dr. Alaaeldin Amin

<u>Function</u> resolved (s: std_ulogic_vector) RETURN std_ulogic is

- -- 'S' is a list of all driver values for the signal to be resolved.
- **VARIABLE** result : *std_ulogic* := 'Z'; -- *weakest state default* **BEGIN**
- IF (s'LENGTH = 1) THEN RETURN s(s'LOW); ELSE
 FOR i IN s'RANGE LOOP
 result := resolution_table (result, s(i));
 END LOOP;
 END IF;
 RETURN result;
 END resolved;

SUBTYPE std_logic IS resolved std_ulogic ;

Type *std_logic_vector* Is Array (Natural Range <>) of *std_logic*;

std_ulogic is an <u>Unresolved</u> 9-Valued System
The *resolved* function resolves *std_ulogic* Values
The *std_logic* and *std_logic_vector* are *de-facto* industry standard

© Dr. Alaaeldin Amin

What Else in the 1164 Package?

- Boolean functions (AND, OR, etc)
- Subtypes with restricted members (X01, X01Z, UX01, UX01Z)
 - conversion functions to/from vector types to these types
 - useful in models where you do not want to deal with the full range of types
- Vectorized conversion functions
- ✤ Misc functions
 - rising_edge, falling_edge, is_X
- Overloading logical operators
- Vectorized operators are overloaded
- Vectorized operators are for resolved and unresolved types
- Conversion functions for common logic value systems
- Conversion to systems without strength (Strength Strippers)

Subsets of the *std_logic* Data Type

SUBTYPE X01 IS *resolved std_ulogic* RANGE 'X' TO '1';

-- ('X','0','1')

SUBTYPE X01Z IS *resolved std_ulogic* RANGE 'X' TO 'Z';

--('X','0','1','Z')

SUBTYPE UX01 IS <u>resolved</u> std_ulogic RANGE 'U' TO '1'; -- ('U','X','0','1')

SUBTYPE UX01Z IS *resolved std_ulogic* RANGE 'U' TO 'Z';

-- ('U','X','0','1', 'Z')

- Subtypes provide mapping to common value systems *without Strength* X01, X01Z, UX01, UX01Z
- The *std_logic* is a *Superset* of most common value systems

-- Overloaded Logical Operators

FUNCTION "and" (1: std_ulogic; r : std_ulogic) RETURN UX01; FUNCTION "nand" (1: std_ulogic; r : std_ulogic) RETURN UX01; FUNCTION "or" (1: std_ulogic; r : std_ulogic) RETURN UX01; FUNCTION "nor" (1: std_ulogic; r : std_ulogic) RETURN UX01; FUNCTION "xor" (1: std_ulogic; r : std_ulogic) RETURN UX01; FUNCTION "xnor" (1: std_ulogic; r : std_ulogic) return ux01; FUNCTION "not" (1: std_ulogic) RETURN UX01;

-- Vectorized Overloaded Logical Operators

FUNCTION "and" (1, r : std_logic_vector) RETURN
std_logic_vector;
FUNCTION "and" (1, r : std_ulogic_vector) RETURN
std_ulogic_vector;

FUNCTION "nand" (1, r : std_logic_vector) RETURN
std_logic_vector;
FUNCTION "nand" (1, r : std_ulogic_vector) RETURN
std_ulogic_vector;

© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

FUNCTION "or" (1, r : std_logic_vector) RETURN
std_logic_vector;
FUNCTION "or" (1, r : std_ulogic_vector) RETURN
std_ulogic_vector;

FUNCTION "nor" (1, r : std_logic_vector) RETURN
std_logic_vector;
FUNCTION "nor" (1, r : std_ulogic_vector) RETURN
std_ulogic_vector;

FUNCTION "xor" (l, r : std_logic_vector) RETURN
std_logic_vector;
FUNCTION "xor" (l, r : std_ulogic_vector) RETURN
std_ulogic_vector;

Function "xnor" (1, r : std_logic_vector) return
std_logic_vector;
Function "xnor" (1, r : std_ulogic_vector) return
std_ulogic_vector;

FUNCTION "not" (1: std_logic_vector) RETURN std_logic_vector; FUNCTION "not" (1: std_ulogic_vector) RETURN std_ulogic_vector;

-- Conversion Functions

FUNCTION To_bit (s:std_ulogic; *xmap*:BIT := '0') RETURN BIT; FUNCTION To_bitvector (s:std_logic_vector; *xmap*:BIT := '0') RETURN BIT_VECTOR;

FUNCTION To_bitvector (s : std_ulogic_vector; xmap :
BIT := '0') RETURN BIT_VECTOR;

FUNCTION To_StdULogic (b:BIT) RETURN std_ulogic;

FUNCTION To_StdLogicVector (b: BIT_VECTOR RETURN std_logic_vector;

FUNCTION To_StdLogicVector (s:std_ulogic_vector) RETURN std_logic_vector;

FUNCTION To_StdULogicVector (b : BIT_VECTOR RETURN std_ulogic_vector;

FUNCTION To_StdULogicVector (s : std_logic_vector)
RETURN std_ulogic_vector;

-- strength strippers and type convertors

FUNCTION To_X01 (s:std_logic_vector) RETURN
std_logic_vector;

© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

FUNCTION To_X01 (s:std_ulogic_vector) RETURN std_ulogic_vector;

FUNCTION To_X01 (s:std_ulogic) RETURN X01;

FUNCTION To_X01 (b:BIT_VECTOR) RETURN std_logic_vector;

FUNCTION To_X01 (b: BIT_VECTOR) RETURN std_ulogic_vector; FUNCTION To X01 (b: BIT) RETURN X01:

FUNCTION To_X01Z (s : std_logic_vector) RETURN std_logic_vector;

FUNCTION To_X01Z (s : std_ulogic_vector) RETURN std_ulogic_vector;

FUNCTION To_X01Z (s:std_ulogic) RETURN X01Z;

FUNCTION To_X01Z (b: BIT_VECTOR) RETURN std_logic_vector;

FUNCTION To_X01Z (b: BIT_VECTOR) RETURN std_ulogic_vector;

FUNCTION To_X01Z (b: BIT) RETURN X01Z;

FUNCTION To_UX01 (s:std_logic_vector) RETURN std_logic_vector;

FUNCTION To_UX01 (s:std_ulogic_vector) RETURN std_ulogic_vector;

FUNCTION To_UX01 (s:std_ulogic) RETURN UX01;

© Dr. Alaaeldin Amin

)

FUNCTION To_UX01 (b: BIT_VECTOR) RETURN std logic vector;

FUNCTION To UX01 (b:BIT VECTOR) RETURN std ulogic vector; FUNCTION TO UX01 (b:BIT) RETURN UX01:

-- Edge Detection

FUNCTION rising edge (SIGNAL s : std ulogic) RETURN **BOOLEAN:**

FUNCTION falling edge (SIGNAL s : std ulogic) RETURN **BOOLEAN**;

-- object contains an unknown

FUNCTION Is_X (s:std_ulogic_vector) RETURN **BOOLEAN:**

FUNCTION Is_X (s : std_logic_vector) RETURN **BOOLEAN:**

FUNCTION Is X (s:std ulogic) RETURN BOOLEAN; © Dr. Alaaeldin Amin

IEEE Library: "Numeric Std" Package

- * The *numeric* std package is in the IEEE Library o defines the *unsigned* and *signed* types based on the *std logic* type
 - \circ Defines numeric operations such as +, -, *, /, abs, etc. for these types
- Use the numeric_std package when need to perform arithmetic operations (or synthesize arithmetic operators) on std logic types

library ieee:

use ieee.std logic 1164.all;

use ieee.numeric_std.all;

Signed vs. Unsigned

- * *Unsigned* is an unsigned binary integer with the MSB as the left-most bit.
- Signed is defined as a 2's complement value with the most significant bit as the left-most bit.
- ✤ Need signed & unsigned types because arithmetic results of operations can be different depending on the types.

type UNSIGNED is array (NATURAL range <>) of STD_LOGIC;

type **SIGNED**

is array (NATURAL range <>) of STD_LOGIC;

Main Operations

- ✤ Abs, unary –
- ✤ +, -, *, / (division), rem, mod
- ✤ >, <, <=, >=, =, /=
- ♦ Shift_left, shift_right, rotate_left, rotate_right →
 Operate on Unsigned.
- ★ XSII, xsrl, xsra, xrol, xror → Shift & Rotate Ops. For "Std_logic_vector"
- Resize Unsigned and signed to specified vector size
- To_integer, to_unsigned, to_signed
- Not, and, or, nand, nor, xor, xnor
- Std_match
- ✤ To_01

Metalogical & Z Values

- ✤ A metalogical value is defined as 'X', 'W', 'U', or '-'
- ✤ A high impedance value is 'Z'
- If any bit in an operand to a numeric_std function contains a metalogical or high impedance value ('Z'), the result is returned with all bits set to 'X'
- ✤ One exception, the 'std_match' function
- ✤ A value is *well-defined* if it contains no metalogical or high impedance values.

© Dr. Alaaeldin Amin

© Dr. Alaaeldin Amin

Conversions

- Std_ulogic_vector, std_logic_vector, unsigned, signed are all closely related types (subtypes of std_ulogic).
- Use explicit *type casts* when assigning one type to another

Example

- \$ signal a_us, b_us: unsigned(7 downto 0);
- \$\$ signal a_s, b_s: signed(7 downto 0);
- \$\$ signal a, b: std_logic_vector(7 downto 0);
- * a <= std_logic_vector(a_s);</pre>
- ✤ a_s <= signed(a_us);</p>
- * a_us <= unsigned(a);</pre>
- ❖ b_s <= signed(b);</pre>

Integer Conversion

function To_Integer (ARG: UNSIGNED) return NATURAL; function To_Integer (ARG: SIGNED) return INTEGER; function To_Unsigned (arg, size: Natural) return Unsigned; function To_Signed(Arg: Integer; Size: Natural) Return Signed;

Basically the same functions as in the std_logic_1164 package.

Different Forms of +

- function "+" (L, R: UNSIGNED) return UNSIGNED;
- function "+" (L, R: SIGNED) return SIGNED;
- function "+" (L: UNSIGNED; R: NATURAL) return UNSIGNED;
- function "+" (L: NATURAL; R: UNSIGNED) return UNSIGNED;
- function "+" (L: INTEGER; R: SIGNED) return SIGNED;
- function "+" (L: SIGNED; R: INTEGER) return SIGNED;
- ✤ Note different combinations of allowable operands.
- For synthesis, there is a problem do not have access to carry-in, or carry-out which would be very useful. Would have to use operands with 2-extra bits to get access to both carry-in and carry-out.

Mixed Signed / Unsigned Operands

- The defined forms of '+' do not have mixed unsigned/signed operands
- Must do explicit conversions to perform mixed unsigned/signed operands
- ✤ This allows the user to decide how the sign bit is handled.

© Dr. Alaaeldin Amin

Resize

function RESIZE (ARG: SIGNED; NEW_SIZE: natural)
return SIGNED;

-- Result subtype: SIGNED(NEW_SIZE-1 downto 0)

function RESIZE (ARG: UNSIGNED; New_Size: natural)
return UNSIGNED;

- -- Result subtype: UNSIGNED(NEW_SIZE-1 downto 0)
 - Changing size of an input vector larger than old, then sign extend the operand for signed numbers, else fill with zeros.
 - If size decreases, for signed case keep sign bit but drop leftmost part. For unsigned case, just drop leftmost part.



ENTITY parity IS

Port (A : In Bit_Vector (7 Downto 0); Odd, Even : Out Bit); END parity;

ARCHITECTURE iterative OF **parity** IS

Component X2 **Port** (I1, I2: In Bit; O1: Out Bit); End **Component; Component** N1 **Port** (I1: In Bit; O1: Out Bit); End **Component;**

SIGNAL im : BIT_VECTOR (0 TO 6);

BEGIN

© Dr. Alaaeldin Amin **CONFIGURATION** parity binding OF **parity** IS **FOR** iterative **FOR** first $\cdot \mathbf{x}^2$ USE **ENTITY** WORK.xor2_t (average_delay) **GENERIC** MAP (5 NS, 5 NS): END FOR: FOR middle(1 TO 5) **FOR** m : x2 USE **ENTITY** WORK.xor2 t (average delay) GENERIC MAP (5 NS, 5 NS); END FOR: END FOR: **FOR** middle (**6**) **FOR** m : x2 USE **ENTITY** WORK.xor2 t (average delay) GENERIC MAP (6 NS, 7 NS); **END** FOR: END FOR; FOR inv : n1 USE ENTITY WORK.inv t (average delay) GENERIC MAP (5 NS, 5 NS); END FOR: END FOR: **END** parity binding:

- Due to fanout, last gate has a higher delay
- Element 6 of Generate statement specifies 6 NS, 7 NS delays
- Other generated elements use 5 NS, 5 NS
- Generate Index Value May be Used to Bind different instances of the Generate Statement to Different Entities/Architectures
- Can use **OTHERS** for indexing all other instantiations

© Dr. Alaaeldin Amin



Signal Resolution Function

 Each Signal Assignment Statement Defines a Signal Driver (Source)

Example:

 $S \leq a$ After T:



- Multiple <u>Concurrent</u> Assignment Statements To The Same Signal Defines Multiple Drivers (Signal Sources).
- Such Multi-Driver Signals Are Commonly Encountered in Buses with Multiple Drivers
- Electrically, Tri-State or Open-Collector Drivers Are Used to *Resolve <u>Conflicts</u>* of the Different Drivers
- VHDL Model Requires the Definition of a *Resolution Function* <u>To Resolve Values Being Assigned to the</u> <u>Common Signal By All Its Drivers</u>



Dr. Alaaeldin Amin

7-2

7-3 Signal Resolution Function

- A User-Defined *Resolution Function* (RF) Must be Defined to Resolve the Final Value of Such Signals. Such Signals are Called *Resolved* Signals.
- AN Error is Reported whenever an **RF** is not Defined for Multi-Driver Signals.
- The RF is Invoked <u>Each</u> time any of the signal Drivers Receives a New Value.

<u>RF Example</u>

Input : 1-D <u>Unconstrained</u> Array of Values of the Type to be Resolved

Output (Returned Value): A Value of the *Resolved* Type.

```
Type MVL4 IS (' X ', '0', '1', 'Z');

Type MVL4_Vector IS Array (Natural Range <>) OF MVL4;

Function Wired_OR(Vin: MVL4_Vector) Return MVL4 IS

Variable R: MVL4 :='0'; -- Initial Default Result

Begin

For I IN Vin'Range

Loop

IF Vin(i) = '1' Then R:= '1'; Exit;

Elsif Vin(i) = 'X' Then R:= 'X';

Else Null;

EndIF;

End Loop;

Return R;

End Wired_Or

Dr. Alaaeldin Amin
```

<u>Notes</u>

- 1. The RF Should Handle **Any #** of Signal Drivers. Thus The Input To RF Must Be an *Unconstrained Array*.
- 2. RF Should Not Depend on The Order of Values in the Input Vector. Thus, an Input ('0', '1') Should Return Identical Value Like The Vector ('1', '0').
- 3. Multiple Assignments To the Same Target Signal in A Process Body *Does Not Require an RF* Since a Process Body Is Sequential Not Concurrent.



Dr. Alaaeldin Amin

7-4

DATA FLOW MODEL

- Represents Register Transfer operations
- There is Direct Mapping between Data Flow Statements && Register Structural Model
 - Implied Module Connectivity
 - Implied Muxes & Buses

Main Data Flow VHDL Constructs:

- 1. Concurrent Signal Assignment Statements
- 2. Block Statement

Dr. Alaaeldin Amin

7-6 Signal Assignment

<u>Unconditional</u> → Both Sequential & Concurrent

<u>Conditional</u> Only Concurrent \rightarrow Conditions Must Be Boolean, May Overlap and Need Not Be Exhaustive

<u>Selected</u> Only Concurrent → Cases Must Not Overlap and Must Be Exhaustive) Conditional



<u>VHDL-93</u> Any *Wavei* Can Be Replaced By the Keyword <u>UNAFFECTED</u> (Which Doesn't Schedule Any Transactions on the Target Signal.)

Examples

Ex A 2x4 Decoder

Signal D : **Bit_Vector**(1 **To** 4) := "0000"; **Signal** S0, S1 : **Bit**;

Decoder: **D** <= "0001" after T When S1='0' and S0='0' else "0010" after T When S1='0' else "0100" after T When S0='0' else "1000";



Block Statement
• Block Statement is a Concurrent VHDL Construct Which is Used Within an Architectural Body to Group (Bind) a Set of Concurrent Statements.

 Required
 Optional

 Block_Label:
 Block(Guard_Condition)

 Block_Declarations;
 Begin

 Concurrent Statements;
 Optional

A *Guard Condition* May be Associated with a Block Statement to Allow Enabling/Disabling of Certain Signal Assignment Statements.

END Block **Block** Label

- The Guard Condition Defines an *Implicit Signal* Called *GUARD*.
- In the Simplest Case, Binding (*Packing !*) Statements Within A **Block** Has No Effect On the Model.
- Blocks Can Be Nested.

Dr. Alaaeldin Amin

Dr. Alaaeldin Amin

7-8



<u>Notes</u>

- 1. If *Guard Condition* (Clk='1') is TRUE, *Guarded Statements* within block are <u>Enabled</u> (<u>Made Active</u>)
- 2. Drivers of Guarded Signals are <u>Enabled</u> when Guard condition is TRUE → New Signal Transaction is scheduled
- Drivers of Guarded Signals are <u>Turned OFF</u> when Guard condition is False → No Signal Transaction is scheduled even if signals on RHS change value.
- 4. UnGuarded Signal Targets (e.g., Q, QB) are independent of the Guard Condition

Dr. Alaaeldin Amin



7-10

- We will show several dataflow architectures of D-FF with and without Block statement
- ✤ Will show why some of these architectures do not work

Works Fine

<u>Arch 1</u>

```
Architecture DF1_NO_Block of DFF is
Signal I_State: Bit:='1';
begin
I_State <= D when (Clk='1' and
Clk'Event) else I_state;
Q <= I_state after TDel ;
QB <= not I_state after TDel ;
End DF1_NO_Block ;</pre>
```





Signal Evaluated 2-Times Per Clock Cycle

- Clk \uparrow True \rightarrow Correct Value is scheduled on I_State
- $Clk \downarrow False \rightarrow Current Value to I_State$

is scheduled on I_State (i.e., No Change) Dr. Alaaeldin Amin



Signal Evaluated 4-Times Per Clock Cycle

- Clk \uparrow True \rightarrow correct value scheduled on I_State after TDel
- Clk $\uparrow + \delta$ False \rightarrow Wrong Value scheduled on I_State \rightarrow Overwrites the Previously Scheduled Correct Value
- Clk ↓ False → Schedules the now incorrectly assigned value
- Clk $\downarrow + \delta$ False \rightarrow Recent assigned incorrect value



Signal Evaluated 4-Times Per Clock Cycle

- Clk \uparrow True \rightarrow correct value scheduled on I_State after δ
- Clk \uparrow + δ False \rightarrow Just assigned Correct Value scheduled on I_State
- Clk \downarrow False \rightarrow Schedules the now correctly assigned value
- Clk \downarrow + δ False \rightarrow Recent assigned correct value rescheduled Dr. Alaaeldin Amin





Signal Evaluated Continuously while Clk = '1' !!!





Signal Evaluated Once Per Clock Cycle

(At Rising Edge of the Clock)

Dr. Alaaeldin Amin

example "Nested Blocks"

Architecture Block_Structure of Demo is begin
A: Block 1 Outer Block Declarative Section; Begin Concurrent Statements of Outer Block:
B:Block 1.1 Inner Block "A" Declarative Section; begin Concurrent Statements of Inner Block "A"; end Block B;
C:Block 1.2 Inner Block "B" Declarative Section; begin Concurrent Statements of Inner Block "B"; end Block C; end Block A;
D: Block 2
end Block D;

end Block_Structure;

Dr. Alaaeldin Amin

7-16

Use of Nested Blocks For Composite Enabling Conditions

ARCHITECTURE guarding **OF** DFF **IS**

BEGIN

edge: **BLOCK** (CLK = '1' and not CLK 'STABLE)

BEGIN

gate: **BLOCK** (En = '1' AND GUARD)

BEGIN

q <= **GUARDED** d **AFTER** delay1;

qb <= **GUARDED NOT** d **AFTER** delay2;

END BLOCK gate;

END BLOCK edge;

END guarding;

• Blocks Can be Nested

- Implicit GUARD signals in each block
- •Combining guard expressions must be done *explicitly*
- Inner Guard Signal <= (En= '1') **AND** (CLK = '1' *and not* CLK 'STABLE)

Dr. Alaaeldin Amin

7-18

EXAMPLE

- Model A System with 2 8-Bit Registers R1 and R2, a 2-Bit Command signal "COM" and an external 8-Bit Input "INP"
- When Com= "00" \rightarrow R1 is Loaded with External Input
- When Com= "01" \rightarrow R2 is Loaded with External Input
- When Com= "10" \rightarrow R1 is Loaded with R1+R2
- When Com= "11" \rightarrow R1 is Loaded with **R1-R2**

Use Work.Utils_Pkg.ALL

Entity DF_Ex is

Port (Clk: Bit; Com: Bit_Vector (1 DownTo 0); Input: Bit_vector(7 DownTo 0));

End DF_Ex;

--

Architecture DF of DF_Ex is

Signal Mux_R1, R1, R2, R2C, R2TC, Mux_Add, Sum: Bit_Vector(7 DownTo 0);

Signal D00, D01, D10, D11, LD_R1: Bit;

Begin

D00 <= not Com(0) and not Com(1); -- *Decoder* **D01** <= not Com(0) and Com(1); -- *Decoder*

D10 <= Com(0) **and not** Com(1); -- *Decoder*

 $\mathbf{D}_{10} = \operatorname{Com}(0)$ and not $\operatorname{Com}(1)$, D_{10}

D11 <= Com(0) **and** Com(1); -- *Decoder*

-





Dr. Alaaeldin Amin

Resolution of Non-Guarded Signals (More than 1 Driver)



• Signal Drivers are <u>ALWAYS Enabled</u> (Connected)

•Resolved Non-Guarded LHS Signal Values Are Determined by *The Resolution Function* from CVs of <u>ALL</u> Driver Signals on the RHS

•*Expired Transactions* on <u>Any</u> of the Signal Driver, Activate the RF to Determine the new value of the output signal

•*Pending Transactions* on the PWFM of the Signal Continue to Affect the Signal Value (Through RF) as they Expire.

Dr. Alaaeldin Amin

Resolution of Guarded Signals



•<u>Only</u> <u>Enabled</u> Drivers (with GUARD = True) Participate in Determining Value of Target Signal (<u>i.e.</u> not *ALL* Drivers)

•If a Driver is <u>**Disabled</u>** (GUARD = False) It is Considered **Turned-Off** (<u>**DISCONNECTED**</u>)</u>

• Possible to have ALL Drivers Disconnected

•A *Resolved Guarded Signal* Must be Declared of either *REGISTER <u>kind</u>* or *BUS* Kind.

•*Register Signal* drivers <u>DO NOT Invoke the RF</u> in Case All Drivers Are Turned Off \rightarrow Signal <u>Retains its Previous</u> <u>Value</u>.

•Signals of <u>BUS</u> Kind Invoke the RF is in case All Signal Drivers Are Turned Off \rightarrow RF is Invoked with a NULL input \rightarrow <u>Default Value is Returned</u>.

⁷⁻²³ Types of resolved Signals

- 1. Non-Guarded Resolved Signals
- Resolved-value of the signal is determined by the RF based on all values of its drivers, i.e. <u>ALL DRIVERS ARE ACTIVE</u>.
- 2. Guarded Resolved Signals (Guarded Signal Assignments within Guarded Blocks)
- Resolved-value of the signal is determined by the RF based on all values of its <u>CONNECTED</u> drivers, i.e. <u>ONLY</u> <u>DRIVERS with TRUE Guard Conditions ARE Considered</u> <u>ACTIVE</u>.
- IF ALL Drivers are **DISCONNECTED** from the SIGNAL (All Guard Conditions Are False). VHDL allows <u>3 possible</u> <u>scenarios</u> in this case:
 - i. <u>Signals of the "*BUS*" *kind*:</u> Signal value is determined by the RF assuming a *NULL* input, i.e. the signal will assume *default* value of the RF.
 - ii. <u>Signals of the "*REGISTER*" *kind*:</u> No CALL is made to the RF upon the Disconnection, i.e. the signal maintains its last value before disconnection.
 - iii. Signal with NO specific kind: In this case, a FALSE
 GUARD VALUES DO NOT DISCONNECT the signal
 Driver and the signal value is determined by the RF assuming ALL DRIVERS TO BE ACTIVE. This is not recommended for use.

Dr. Alaaeldin Amin

7-24 Syntax

<u>Signal</u> <sig_name> : <resolved sig_subtype> [kind] [:=Initial_Value] ;

Signal_kind ::= BUS | Register

Examples:

Signal x : Wired_MVL4 BUS;

Signal y : Wired_MVL4 <u>Register</u> ;

Note:

- 1. Only Signals of Kind BUS May be Specified
 - as Port Signals
- 2. Signals of Register Kind May NOT be Specified

as Port Signals)

Example

Entity ex is

Port(s1, s2 : in MVL4;

Z: out wired_MVL4 BUS);

End ex;



Example MOS (PTL) Multiplexer



Example MOS (PTL) Multiplexer

TYPE qit IS ('0', '1', 'Z', 'X'); Type qit_2d is Array (qit, qit) of qit; Type qit_Vector is Array (Natural Range <>) of qit; FUNCTION wire (a, b : qit) RETURN qit IS CONSTANT qit_and_table : qit_2d := (('0','X','0','X'), ('X','1','1','X'), ('0','1','Z','X');

BEGIN

RETURN qit_and_table (a, b);

END wire;



Dr. Alaaeldin Amin

Example MOS (PTL) Multiplexer

FUNCTION wiring (drivers : qit_vector) **Return** qit IS

```
Variable accumulate : qit := 'Z'; -- Default
```

BEGIN

FOR i IN drivers'RANGE LOOP

accumulate := wire (accumulate, drivers(i));

END LOOP;

RETURN accumulate;

END wiring;

SUBTYPE *wired_qit* **IS wiring qit**;

TYPE wired_qit_vector IS Array (Natural Range <>) OF *wired_qit*;

Dr. Alaaeldin Amin

Example MOS (PTL) Multiplexer Model 1 (BUS Signal Kind)

7 - 28

USE WORK.basic_utilities.ALL; -- FROM PACKAGE USE: wired_qit Architecture multiple_guarded_assignments OF mux_8_to_1 IS SIGNAL t : Wired_qit <u>BUS</u>; BEGIN b7: Block (s7 = '1') Begin t <= Guarded i7; End Block; b6: Block (s6 = '1') Begin t <= Guarded i6; End Block ; b5: Block (s5 = '1') Begin t <= Guarded i5; End Block ; b4: Block (s4 = '1') Begin t <= Guarded i4; End Block ; b3: Block (s3 = '1') Begin t <= Guarded i3; End Block ; b2: Block (s2 = '1') Begin t <= Guarded i2; End Block ; b1: Block (s1 = '1') Begin t <= Guarded i1; End Block ; b0: Block (s0 = '1') Begin t <= Guarded i0; End Block ;</pre>

z <= not t after 1 NS; END multiple_guarded_assignments;

- **<u>Disconnection</u>** is realized by <u>block</u> statements
- If all drivers are disconnected

Hardware returns to 'Z' \rightarrow Modeling This Requires Using <u>BUS</u> Signal Kind.

Example MOS (PTL) Multiplexer Model 2 (Register Signal Kind)

USE WORK.basic_utilities.ALL; -- FROM PACKAGE USE: wired_qit Architecture multiple_guarded_assignments OF mux_8_to_1 IS SIGNAL t : Wired_qit <u>REGISTER</u>;

BEGIN

--

b7: Block (s7 = '1') Begin t <= Guarded i7; End Block;
b6: Block (s6 = '1') Begin t <= Guarded i6; End Block;
b5: Block (s5 = '1') Begin t <= Guarded i5; End Block;
b4: Block (s4 = '1') Begin t <= Guarded i4; End Block;
b3: Block (s3 = '1') Begin t <= Guarded i3; End Block;
b2: Block (s2 = '1') Begin t <= Guarded i2; End Block;
b1: Block (s1 = '1') Begin t <= Guarded i1; End Block;
b0: Block (s0 = '1') Begin t <= Guarded i0; End Block;

z <= not t after 1 NS;</pre>

END multiple_guarded_assignments;

- **Disconnection** is realized by **block** statements
- <u>If all drivers are disconnected</u> Real hardware <u>Maintains</u> State for few milliseconds (As Charge on the Capacitance of Node "t".
- Use <u>Register</u> to implement this behavior



	S1:Block((Pstate = St1) and Guard)	
	begin	
	Pstate <= Guarded St2 when X='	0'
	else S	t0
	end block S1;	
	S2:Block((Pstate = St2) and Guard)	
	begin	
	Pstate <= Guarded St1 when X='	1'
	else S	t2
	end block S2;	
Enc	d Block B1;	
	$Z \le 1'$ when Pstate =St1 and X='0' else	
	'0' when Pstate =St1 and X='1' else	

'0' when Pstate =St2 and X='0' else '1' when Pstate =St2 and X='1' else '0' ;

End Mealy_Block;

Notes:

• Since there are 3 concurrent Signal assignments to the Signal *Pstate*, it is declared as a Resolved Signal with the RF being "*State_RF*".

- Signal *Pstate* is also declared to be of *REGISTER <u>kind</u>*. This Means that the Signal is *Guarded* and *Resolved* and that the *RF is <u>not</u> Invoked in Case All its Drivers Are Turned Off* (e.g. when CLK = '0') in which case the Signal <u>Retains its Previous Value</u>.
- The Outer Block Statement "*B1*" Defines an *IMPLICIT* **Guard Signal** Which is TRUE only On the Rising Edge of the Clock.
- The Implicit **Guard** Signal ANDed with the Present State Define the Guard Condition for the Nested Block Statements.
- ONE Inner Block Statement is Assigned to Each Possible Present State
- The State Machine Model Used Allows *only One Driver of the Resolved Signal Pstate to be Active* at any Given Time. Thus the **'Left** Attribute is Used in the RF to Derive the Signal Value Forced By this Driver.



Architecture Singular_state_machine OF Detector IS TYPE State IS (Reset, Got1, Got10, Got101); Type State_vector Is Array (Natural Range <>) Of State; Function One_of (Sources : State_vector) Return State Is BEGIN RETURN Sources(Sources'Left); End One_of; Signal Pstate : One_of State <u>Register</u> := Reset;
FYPE State IS (Reset, Got1, Got10, Got101); Fype State_vector Is Array (Natural Range <>) Of State; Function One_of (Sources : State_vector) Return State Is BEGIN RETURN Sources(Sources'Left); End One_of; Signal Pstate : One_of State Register := Reset;
Fype State_vector Is Array (Natural Range <>) Of State; Function One_of (Sources : State_vector) Return State Is BEGIN RETURN Sources(Sources'Left); End One_of; Signal Pstate : One_of State Register := Reset;
Function One_of (Sources : State_vector) Return State Is BEGIN RETURN Sources(Sources'Left); End One_of; Signal Pstate : One_of State <u>Register</u> := Reset;
BEGIN RETURN Sources(Sources'Left); End One_of; Signal Pstate : One_of State <u>Register</u> := Reset;
RETURN Sources(Sources'Left); End One_of; Signal Pstate : One_of State Register := Reset;
End One_of; Signal Pstate : <i>One_of</i> State <u>Register</u> := Reset;
Signal Pstate : One_of State <u>Register</u> := Reset;
Begin
Clocking : BLOCK (Clk = '1' AND NOT Clk'Stable)
Begin
S1: BLOCK (Pstate = Reset AND GUARD)
BEGIN
Pstate <= GUARDED Got1 When X = '1' Else Reset;
End Block S1;
S2: Block (Pstate = Got1 And Guard)
Begin
Pstate <= GUARDED Got10 When X = '0' Else Got1;
End Block S2;
S3: Block (Pstate = Got10 And Guard)
Begin
Pstate <= Guarded Got101 When X = '1' Else Reset;
End Block S3;

S4: Block (Pstate = Got101 And Guard) Begin

Pstate <= Guarded Got1 When X = '1' Else Got10; End Block S4;

End Block Clocking;

--

Z <= '1' When (Pstate = Got101 And X = '1') Else '0';

--

End Singular_state_machine;

- Pstate receives four concurrent assignments
- Pstate must be resolved; use *one_of* as an RF

7-36

Multiplier Design

- Design a Multiplier Circuit Which Multiplies 2 Unsigned n-Bit Numbers A (*multiplicand*) & B (*multiplier*).
- The Product (P) is Evaluated by Repeated Additions of the Multiplicand (B) to itself a Number of Times Equals the Multiplier (A) Value.

Example

1.	A =3, B =4	$\rightarrow \mathbf{P} = 4 + 4 + 4$
2.	A=0, B=4	\rightarrow P = 0

3. $A=3, B=0 \rightarrow P = 0 + 0 + 0$

Required Data Path Modules:

- 1. A-Register (n-Bits) \rightarrow AR
- 2. B-Register (n-Bits) \rightarrow BR
- 3. P-Register (2*n*-Bits) \rightarrow PR
- 4. Adder



Controller Model

Architecture DF of CPath_Mult is

Type States is (Initial, Iterative);

Type State_Vector is Array (Natural Range <>) of States;

Function RF(V:State_Vector) Return States is

Begin

Return V(V'Left);

end RF;

Signal Pstate: RF States **Register** := Initial;

Begin

```
edge: Block(Clk='1' and not Clk'Stable)
```

Begin

```
S0: Block(Pstate= Initial and Guard)
```

Begin

Pstate <= Guarded Iterative when Start='1' Else Initial; end Block S0;

7-38

Dr. Alaaeldin Amin



Data Path Mode	l	7.40
<i>edge</i> : Block (Clk='1' and not Clk'Stable)		Disconnection of BUS Signals
Begin		
AReg: Block(ARE and Guard) Begin AR <= Guarded A when LD_AR='1' Else Int2Bin(Int_Val(AR)-1, AR'Len when Int_Val Unaffected; Zero <= '1' when (Int_Val(AR)=0) else '0'; end Block AReg;	th) AR)> 0 else	 Guarded Resolved Signal assignment can specify disconnectidelay. The DISCONNECTION statement is placed in the declarative part of the Architecture and applies to assignments to this signal. Architecture DF of Ex is <u>EXAMPLE</u> <u>Architecture</u> DF of Example is <u>Signal</u> X : WX_Vector(7 downTo 0) <u>BUS</u>;
<i>BReg</i> : Block(BRE and Guard) Begin BR <= Guarded B; end Block BReg;		Begin B1: Block(Ph1='1') Signal P1_S : WX_Vector(7 downTo 0) ; Begin P1 S <=
PReg: Block(PRE and Guard)		$\mathbf{X} \leftarrow \mathbf{Guarded} \ \mathbf{P1}_{\mathbf{S}} \text{ after } 75 \text{ ns};$ End Block <i>B1</i> ;
PR <= Guarded Int2Bin((Int_Val(PR)+ I PR'Length) when LD_PR='1' Else end Block PReg; End Block edge;	t_Val(BR)), nt2Bin(0, 2*N);	<pre>Block(Ph2='1') Signal P2_S : WX_Vector(7 downTo 0) ; Begin P2_S <= X <= Guarded P2_S after 60 ns; End Block B2 ;</pre>
P <= PR ;		END DF;
End DF; Dr. Alaaeldin Amin		Dr. Alaaeldin Amin

Disconnection of BUS Signals



Dr. Alaaeldin Amin

Example "Register Signals" <u>+ive Edge-Triggered Shift Register with</u> <u>Parallel Load</u>

7-44

Register INPUTS In Order of Priority

- 1. Ena : If Ena=0, The register Cannot not Change its state.
- LD : IF LD = 1, Data on the parallel inputs (Din) are Loaded into the Register independent of the Clock Signal (Asynchronous Load)
- 3. **Dir** : Determines the Direction of the Shift or Rotate Operation. Dir=0 indicates a Left shift/Rotate while Dir = 1, indicates a Right Shift /Rotate.
- 4. Shift Mode Signals M1 & M2

M1M2:00 A 0 is Shifted-In

- M1M2:01 A 1 is Shifted-In
- M1M2 : 10 The Sin input is Shifted-In
- M1M2 : 11 Rotate Operation.

Dr. Alaaeldin Amin

7-43

⁷⁻⁴⁵ Example

Type MVL4 is ('X', '0', '1', 'Z');

Type MVL4_Vec is Array(Natural range <>) of MVL4 ;

Type MVL4_Tab is array(MVL4, MVL4) of MVL4;

Constant Tab_X :	MVL4_Tab :=
	'x', '0', '1', 'Z'
	(('x', 'x', 'x', 'x'), 'x' ('x', '0', 'x', '0'), '0' ('x', 'x', '1', '1'), '1'
	(X, U, T, Z); Z

```
Function WiredX (INP: MVL4_Vec) Return MVL4 is
Variable Result: MVL4:='z';-- Initialize
Begin
For i in INP'Range Loop
    Result:= TAB_X(Result , INP(i));
End Loop;
Return Result;
end WiredX;
```



7-46 Entity ShiftReg is Port (Ena, Ld, Clk, Dir, M1, M2 : in Bit; Sin : in MVL4 ; Din : in WX Vector(7 downto 0); Q : Out WX Vector(7 downto 0)); **END** ShiftReg; Architecture Wrong DF of ShiftReg is Signal I State : WX Vector(7 downto 0); -- Guarded Resolved Should have its "Kind" Specified Begin Load: Block(Ena='1' and Ld='1') begin I State <= **Guarded** Din; end block Load: Shift: Block(Ena='1' and Ld='0' and Clk='1' and not Clk'Stable)) Signal tmp: Bit Vector() to 2); begin tmp <= Dir & M1 & M2; With tmp Select I State <= Guarded I State(6 downto 0) & '0' When "000", I State(6 downto 0) & '1' When "001". I State(6 downto 0) & Sin When "010", I State(6 downto 0) & I State(7) When "011", '0' & I State(7 downto 1) When "100", '1' & I_State(7 downto 1) When "101", Sin & I_State(7 downto 1) When "110", I State(0)& I State(7 downto 1) When "111"; end block Shift; O <= I State After 5 ns ; End Wrong DF;

```
Architecture Correct DF of ShiftReg is
  Signal I State : WX Vector(7 downto 0) Register; -- Guarded
                              Resolved with "Kind" = Register
___
Begi
Load: Block(Ena='1' and Ld='1')
          begin
            I State <= Guarded Din;
          end block Load;
Shift: Block(Ena='1' and Ld='0' and Clk='1' and not
                          Clk'Stable))
   Signal tmp: Bit_Vector(0 to 2);
   begin
      tmp <= Dir & M1 & M2 ;
      With tmp Select
             I State <= Guarded
                  I State(6 downto 0) & '0' When "000",
                  I State(6 downto 0) & '1' When "001",
                  I_State(6 downto 0) & Sin When "010",
                  I_State(6 downto 0) & I_State(7) When "011"
                  '0' & I_State(7 downto 1) When "100",
                  '1' & I State(7 downto 1) When "101",
                  Sin & I_State(7 downto 1) When "110",
                 I State(0)& I State(7 downto 1) When "111";
          end block Shift;
          Q <= I_State After 5 ns ;
End Correct DF;
```

COE 405 VHDL Coding for Synthesis

Dr. Alaaeldin A. Amin Computer Engineering Department

E-mail: amin@ccse.kfupm.edu.sa

Home Page : <u>http://www.ccse.kfupm.edu.sa/~amin</u>

6-1

Outline...

- Synthesis overview
- Synthesis of primary VHDL constructs
- Combinational circuit synthesis
 - Multiplexor, Decoder, Priority encoder, Adder, Tri-state buffer, Bi-directional buffer
- Sequential circuit synthesis
 - Latch
 - Flip-flop with asynchronous reset
 - Flip-flop with synchronous reset
 - Loadable register
 - Shift register
 - Register with tri-state output
 - Finite state machine
- Efficient coding styles for synthesis

General Overview of Synthesis...

- Synthesis is the process of translating from an abstract description of a hardware device into an optimized, technology specific implementation.
- Synthesis may occur at many different levels of abstraction
 - Behavioral synthesis
 - Register Transfer Level (RTL) synthesis
 - Boolean equations descriptions, netlists, block diagrams, truth tables, state tables, etc.
- RTL synthesis implements the register usage, the data flow, the control flow, and the machine states as defined by the syntax & semantics of the HDL.

6-3

...General Overview of Synthesis

Factors Affecting the synthesis algorithm

- HDL coding style
 - Should be technology independent.
 - Determines the initial starting point for the synthesis algorithms & plays a key role in generating the final synthesized hardware.
- Design constraints
 - Timing goals
 - Area goals
 - Power management goals
 - Design-For-Test rules
- Target technology
 - Target library design rules
VHDL Synthesis Subset

- VHDL is a complex language but only a subset of it is synthesizable.
- Primary VDHL constructs used for synthesis:
 - Constant definition
 - Port map statement
 - Signal assignment: A <= B
 - Comparisons: = (equal), /= (not equal), > (greater than), < (less than), >= (greater than or equal), <= (less than or equal)
 - Logical operators: AND, OR, NAND, NOR, XOR, XNOR, NOT
 - 'if' statement
 - if (presentstate = CHECK_CAR) then end if | elsif
 - 'for' statement (used for looping in creating arrays of elements)
 - Other constructs are 'with', 'when', 'when else', 'case', 'wait
 '. Also ":=" for variable assignment.

6-5

Synthesis of Combinational Logic

Constant Definition...

```
library ieee;
use ieee.std_logic_1164.all;
entity constant_ex is
    port (in1 : in std_logic_vector (7 downto 0);
        out1 : out std_logic_vector (7 downto 0));
end constant_ex;
architecture constant_ex_a of constant_ex is
    constant A : std_logic_vector (7 downto 0) := "00000000";
    constant B : std_logic_vector (7 downto 0) := "1111111";
    constant C : std_logic_vector (7 downto 0) := "00001111";
begin
    out1 <= A when in1 = B else C;
end constant_ex_a;
```

...Constant Definition



Port Map Statement...

```
library ieee;
use ieee.std_logic_1164.all;
entity sub is
  port (a, b : in std_logic; c : out std_logic);
end sub;
architecture sub_a of sub is
begin
  c <= a and b;
end sub_a;
```

...Port Map Statement...

library ieee; use ieee.std_logic_1164.all; entity portmap_ex is port (in1, in2, in3 : in std_logic; out1 : out std_logic); end portmap_ex; architecture portmap_ex_a of portmap_ex is component sub port (a, b : in std_logic; c : out std_logic); end component; signal temp : std_logic;

6-9

...Port Map Statement...



When Statement

library ieee; use ieee.std_logic_1164.all; entity when_ex is port (in1, in2 : in std_logic; out1 : out std_logic); end when_ex; architecture when_ex_a of when_ex is begin out1 <= '1' when in1 = '1' and in2 = '1' else '0'; end when_ex_a;

6-11

With Statement

Case Statement...

```
library ieee;
use ieee.std_logic_1164.all;
entity case_ex is
    port (in1, in2 : in std_logic; out1,out2 : out std_logic);
end case_ex;
architecture case_ex_a of case_ex is
   signal b : std_logic_vector (1 downto 0);
begin
   process (b)
   begin
     case b is
         when "00" | "11" => out1 <= '0'; out2 <= '1';
         when others = out1 < = '1'; out2 < = '0';
     end case;
   end process;
    b <= in1 \& in2;
end case ex a;
```

```
6-13
```

For Statement...

```
library ieee;
use ieee.std_logic_1164.all;
entity for_ex is
   port (in1 : in std_logic_vector (3 downto 0); out1 : out
   std_logic_vector (3 downto 0));
end for ex;
architecture for_ex_a of for_ex is
begin
   process (in1)
                                                                🗩 ou t1 [3:0]
                                          ini[3:0]
   begin
     for0 : for i in 0 to 3 loop
               out1 (i) \leq not in1(i);
            end loop;
    end process;
end for_ex_a;
```

Generate Statement

Signal A,B: Bit_Vector (3 Downto 0); Signal C: Bit_Vector(7 Downto 0); Signal X:BIT;

. . .

Gen_label:

For I In 3 Downto 0 Generate $C(2*I+1) \le A(I)$ Nor X; $C(2*I) \le B(I)$ Nor X; End Generate *Gen_label*;



6-15

If Statement

```
library ieee;
use ieee.std_logic_1164.all;
entity if_ex is
   port (in1, in2 : in std_logic; out1 : out std_logic);
end if ex;
architecture if_ex_a of if_ex is
   begin
        process (in1, in2)
        begin
                 if in1 = '1' and in2 = '1' then out1 <= '1';
                 else out1 <= '0';
                 end if;
                                                      AN2
         end process;
                                             in2
                                                                 ≽out1
                                             fn1
end if_ex_a;
```

Variable Definition...

library ieee; use ieee.std_logic_1164.all; entity variable_ex is port (a : in std_logic_vector (3 downto 0); b : in std_logic_vector (3 downto 0); c : out std_logic_vector (3 downto 0)); end variable_ex; architecture variable_ex_a of variable_ex is begin process (a,b) variable carry : std_logic_vector (4 downto 0);variable sum : std_logic_vector (3 downto 0);

begin carry (0) := '0';for i in 0 to 3 loop sum (i) := a(i) xor b(i) xor carry(i); carry (i+1) := (a(i) and b(i)) or (b(i) and carry (i) or (carry (i) and a(i));end loop; c <= sum;end process; end variable_ex_a;

6-17

...Variable Definition



Multiplexor Synthesis...



6-19

...Multiplexor Synthesis



2x1 Multiplexor using Booleans

architecture boolean_mux of mux2to1_8 is
 signal temp: std_logic_vector(7 downto 0);
begin
 temp <= (others => s);
 y <= (temp and one) or (not temp and zero);
end boolean mux;</pre>

• The *s* signal cannot be used in a Boolean operation with the *one* or *zero* signals because of type mismatch (*s* is a std_logic type, *one/zero* are std_logic_vector types)

• An internal signal of type std_logic_vector called *temp* is declared. The *temp* signal will be used in the Boolean operation against the *zero/one* signals.

• Every bit of *temp* is set equal to the *s* signal value.

6-21

2x1 Multiplexor using a Process

```
architecture process_mux of mux2to1_8 is
begin
    comb: process (s, zero, one)
    begin
        y <= zero;
        if (s = '1') then
            y <= one;
        end if;
    end process comb;
end process_mux;</pre>
```

Decoder Synthesis...

6-23

... Decoder Synthesis



3-to-8 Decoder Example...

```
entity dec3to8 is
   port (sel: in std_logic_vector(2 downto 0); en: in std_logic;
         y: out std logic vector(7 downto 0))
end dec3to8;
architecture behavior of dec3to8 is
begin
 process (sel, en)
 begin
     variable yv: Std_logic_vector(7 downto 0);
     yv := "1111111";
     if (en = '1') then
        case sel is
           when "000" = yv(0) := 0;
                                         when "001" = yv(1) := 0';
           when "010" => yv(2) := '0';
                                         when "011" => yv(3) := 0;
           when "100" => yv(4) := 0'; when "101" => yv(5) := 0';
           when "110" => yv(6) := '0';
                                         when "111" => yv(7) := 0;
        end case;
     end if;
     y < = yv;
   end process;
end behavior:
```

Architecture of Generic Decoder

```
architecture behavior of generic_decoder is
begin
    process (sel, en)
    begin
        y <= (others => '1') ;
        for i in y'range loop
            if ( en = '1' and bvtoi(To_Bitvector(sel)) = i ) then
                y(i) <= '0' ;
            end if ;
        end loop;
    end process;
end behavior;
        bvtoi is a function to convert
        from bit_vector to integer
```

A Common Error in Process Statements...

- When using processes, a common error is to forget to assign an output a <u>default value</u>.
 - ALL outputs should have DEFAULT values
- If there is a logical path in the model such that an output is not assigned any value
 - the synthesizer will assume that the output must retain its current value
 - a latch will be generated.
- Example: In *dec3to8.vhd* do not assign 'y' the default value of B"11111111"
 - If en is 0, then 'y' will not be assigned a value
 - In the new synthesized logic, all 'y' outputs are latched

6-27

...A Common Error in Process Statements...

```
entity dec3to8 is
   port (signal sel: in std_logic_vector(3 downto 0); signal en: in std_logic;
                                                                              signal
   y: out std_logic_vector(7 downto 0))
end dec3to8;
architecture behavior of dec3to8 is
begin
   process (sel, en)
                                              No default value
         y <= "11111111";
                                              assigned to y!!
         if (en = '1') then
                   case sel is
                    when "000" = y(0) < = 0;
                                                  when "001" = y(1) < = 0;
                    when "010" = y(2) < = 0';
                                                  when "011" = y(3) < = 0;
                    when "100" = y(4) < = 0;
                                                  when "101" = > y(5) < = '0';
                    when "110" = y(6) < = 0;
                                                  when "111" => y(7) <= 0;
                   end case;
         end if;
   end process;
end behavior:
```



Another Incorrect Latch Insertion Example...

entity case_example is	
port (in1, in2 : in std_logic; out1, out2 : out	std_logic);
end case_example;	
architecture case_latch of case_example is	
signal b : std_logic_vector (1 downto 0);	
begin	
process (b)	
begin	
case b is	
when "01" => out1 <= '0'; o	ut2 <= '1';
when "10" => out1 <= '1'; o	ut2 <= '0';
when others $=>$ out1 $<=$ '1';	
end case;	
end process;	
b <= in1 & in2;	out? has not have
end case_latch;	assigned a value for

...Another Incorrect Latch Insertion Example



6-31

Avoiding Incorrect Latch Insertion

```
architecture case_nolatch of case_example is
   signal b : std_logic_vector (1 downto 0);
begin
  process (b)
   begin
        case b is
                when "01" => out1 <= '0'; out2 <= '1';
                when "10" => out1 <= '1'; out2 <= '0';
                when others = out1 < = '1'; out2 < = '0';
        end case;
  end process;
  b <= in1 \& in2;
                                                                   out1
                                fni
end case_nolatch;
                                                                   out2
```

Eight-Level Priority Encoder...

```
Entity priority is

Port (Signal y1, y2, y3, y4, y5, y6, y7: in std_logic;

Signal vec: out std_logic_vector(2 downto 0));

End priority;

Architecture behavior of priority is

Begin

Process(y1, y2, y3, y4, y5, y6, y7)

begin

if (y7 = '1') then vec <= "111"; elsif (y6 = '1') then vec <= "110";

elsif (y5 = '1') then vec <= "101"; elsif (y4 = '1') then vec <= "100";

elsif (y3 = '1') then vec <= "011"; elsif (y2 = '1') then vec <= "010";

elsif (y1 = '1') then vec <= "001"; else vec <= "000";

end if;

end process;

End behavior;
```

```
6-33
```

... Eight-Level Priority Encoder...



Eight-Level Priority Encoder...



6-35

Ripple Carry Adder...

library ieee;		
use ieee.std_logic_1164.all;		
entity adder4 is		
port (Signal a, b: in std_logic_vector (3 downto 0);		
Signal cin : in std_logic_vector;		
Signal sum: out std_logic_vector (3 downto 0);		
Signal cout : out std_logic_vector);		
end adder4;		
architecture behavior of adder4 is		
Signal c: std_logic_vector (4 downto 0);		
begin		
	C is a temporary signal	
	to hold the carries.	

...Ripple Carry Adder...

```
process (a, b, cin, c)

begin

c(0) <= cin;

for I in 0 to 3 loop

sum(1) <= a(1) \text{ xor } b(1) \text{ xor } c(1);

c(1+1) <= (a(1) \text{ and } b(1)) \text{ or } (c(1) \text{ and } (a(1) \text{ or } b(1)));

end loop;

end process;

cout <= c(4);

End behavior;
```

6-37

...Ripple Carry Adder



Tri-State Buffer Synthesis



Bi-directional Buffer Synthesis



Eefficient Coding Style

Sequential Circuits

- Sequential circuits consist of both combinational logic and storage elements.
- Sequential circuits can be
 - <u>Moore-type</u>: outputs are a combinatorial function of Present State signals.
 - <u>Mealy-type</u>: outputs are a combinatorial function of both Present State signals and primary inputs.



Template Model for a Sequential Circuit

entity model_name is port (list of inputs and outputs); end model name; architecture behavior of model_name is internal signal declarations begin -- the state process defines the storage elements state: process (*sensitivity list -- clock, reset, next_state inputs*) begin vhdl statements for state elements end process state; -- the *comb* process defines the combinational logic comb: process (sensitivity list -- usually includes all inputs) begin vhdl statements which specify combinational logic end process comb; end behavior:

6-41

Latch Synthesis...



Flip-Flop Synthesis with Asynchronous Reset...

library ieee;			
use ieee.std_logic_1164.all;			
entity dff_asyn is			
port(reset, clock, d: in std_logic; q: out std_logic);			
end dff_asyn;			
architecture dff_asyn_a of dff_asyn is			
begin			
process (reset, clock)			
begin			
if (reset = '1') then			
q <= '0';			
elsif rising_edge(clock) then			
$q \leq d;$			
end if;			
end process;			
end dff_asyn_a;	•Note that the reset input has precedence		
	over the clock in order to define the		
	asynchronous operation.		



architecture dff_syn_a of dff_syn is

begin

process (clock) – Only The clock needs to be in the sensitivity list

begin

if rising_edge(clock) then

if (reset = '1') then q <= '0';

else q <= d;

...Flip-Flop Synthesis with Synchronous Reset



6-47

8-bit Loadable Register with Asynchronous Clear...

```
library ieee;
use ieee.std_logic_1164.all;
entity reg8bit is
   port( reset, clock, load: in std_logic;
         din: in std_logic_vector(7 downto 0);
         dout: out std_logic_vector(7 downto 0));
end reg8bit;
architecture behavior of reg8bit is
   signal n_state, p_state: std_logic_vector(7 downto 0);
begin
   dout <= p_state;
   comb: process (p_state, load, din)
   begin
         n_state <= p_state;
         if (load = '1') then n_state \leq = din end if;
   end process comb;
```

...8-bit Loadable Register with Asynchronous Clear...



6-49

...8-bit Loadable Register with Asynchronous Clear



6-50

4-bit Shift Register...

```
library ieee;
use ieee.std_logic_1164.all;
entity shift4 is
   port( reset, clock: in std_logic; din: in std_logic;
    dout: out std_logic_vector(3 downto 0));
end shift4;
architecture behavior of shift4 is
   signal n_state, p_state: std_logic_vector(3 downto 0);
begin
   dout <= p_state;
   state: process (clock, reset)
   begin
          if (reset = '0') then p_state <= (others => '0');
          elsif rising_edge(clock) then
                   p_stateq <= n_state;
          end if;
   end process state;
```

6-51

...4-bit Shift Register...

...4-bit Shift Register



Register with Tri-State Output...

library ieee;		
use ieee.std_logic_1164.all;		
entity tsreg8bit is		
port(reset, clock, load, en: in std_logic;		
signal din: in std_logic_vector(7 downto 0);		
<pre>signal dout: out std_logic_vector(7 downto 0));</pre>		
end tsreg8bit;		
architecture behavior of tsreg8bit is		
signal n_state, p_state: std_logic_vector(7 downto 0);		
begin		
dout <= p_state when (en='1') else "ZZZZZZZZ";		
comb: process (p_state, load, din)		
begin		
n_state <= p_state;	• Z assignment used	
if (load = '1') then n_state <= din end if;	to specify tri-state	
end process comb:	capability.	

...Register with Tri-State Output...



end process state;

End behavior;

6-55

...Register with Tri-State Output



Finite State Machine Synthesis...



... Finite State Machine Synthesis...

```
library ieee;
               use ieee.std_logic_1164.all;
entity state_ex is
    port (in1, clock, reset : in std_logic; out1 :
          out std_logic_vector (1 downto 0));
end state_ex;
architecture state_ex_a of state_ex is
   signal cur_state, next_state : std_logic_vector (1 downto 0);
begin
   process (clock, reset)
    begin
          if rising_edge(clock) then
                   if reset = '0' then cur_state <= "00";
                  else cur_state <= next_state;
                  end if:
         end if;
  end process;
```

6-57

... Finite State Machine Synthesis...

```
process (in1, cur_state)
   begin
        case cur state is
                 when "00" = if in1 = '0' then next_state <= "10"; out1 <=
   "00":
                                  else next_state <= "01"; out1 <= "10";
                               end if;
                 when "01" = if in1 = '0' then next_state <= cur_state;
                                           out1 <= "01";
                                  else next_state <= "10"; out1 <= "10";
                                end if;
                 when "10" = next_state <= "11"; out1 <= "10";
                 when "11" => next_state <= "00"; out1 <= "10";
                 when others => null;
         end case;
   end process;
end Architecture state_ex_a;
```

```
6-59
```

... Finite State Machine Synthesis



Efficient Coding Styles

Key Synthesis Facts

- Synthesis ignores the after clause in signal assignment
 - C <= A AND B after 10ns
 - May cause mismatch between pre-synthesis and postsynthesis simulation if a non-zero value used
 - The preferred coding style is to write signal assignments without the after clause.
- If the process has a static sensitivity list, it is ignored by the synthesis tool.
- Sensitivity list must contain all read signals
 - Synthesis tool will generate a warning if this condition is not satisfied
 - Results in mismatch between pre-synthesis and postsynthesis simulation

6-61

Synthesis Static Sensitivity Rule



Impact of Coding Style on Synthesis Execution Time

Inefficient Synthesis Execution Time	Efficient Synthesis Execution Time
Process(Sel, A, B, C, D)	Process (Sel, A, B, C, D)
Begin	Begin
if Sel = "00 then Out <= A;	case Sel is
elsif Sel = "01" then $Out \le B$:	when "00 => Out <= A;
elsif Sel - "10" then Out-C:	when "01" Out<=B;
	when "10" Out<=C;
else Out<=D;	when "11" Out<=D;
endif;	end case;
End process;	End process;

- Synthesis tool is capable of deducing that the if ...elsif conditions are mutually exclusive but precious CPU time is required.
- In case statement, when conditions are mutually exclusive.

6-63

Synthesis Efficiency Via Vector Operations

Inefficient Synthesis Execution Time

Process (Scalar_A, Vector_B)

Begin

for k in Vector_B`Range loop

Vector_C(k) <=Vector_B(k) and Scalar_A;

end loop;

End process;

Efficient Synthesis Execution Time

Process(Scalar_A, Vector_B)

variable Temp:
std_logic_vector(Vector_B`Range);

Begin

Temp := (others => Scalar_A);

Vector_C <= Vector_B and Temp;</pre>

End process;

• Loop will be unrolled and analyzed by the synthesis tool.

• Vector operation is understood by synthesis and will be efficiently synthesized.

Three-State Synthesis

- A tri-state driver signal must be declared as an object of type std_logic.
- Assignment of 'Z' infers the usage of three-state drivers.
- The std_logic_1164 resolution function, resolved, is synthesized into a three-state driver.
- Synthesis does not check for or resolve possible data collisions on a synthesized three-state bus
 - It is the designer responsibility
- Only one three-state driver is synthesized per signal per process.

Example of the Three-State / Signal / Process Rule



Latch Inference & Synthesis Rules...

- A latch is inferred to satisfy the VHDL fact that signals and process declared variables maintain their values until assigned new ones.
 Latches are synthesized from if statements if all the following conditions are satisfied
 Conditional expressions are not completely specified
 e.g. An else clause is omitted
 Objects conditionally assigned in an if statement are not
 - assigned a *default* value before entering this if statement
 - The VHDL attribute `EVENT is not present in the conditional if expression → `EVENT produces a FF
- If latches are not desired, then a value must be assigned to the target object under all conditions of an if statement (without the **`EVENT** attribute).

6-67

...Latch Inference & Synthesis Rules

- For a **case** statement, latches are synthesized when all the following conditions are met:
 - One or more arms does not assigned value to a VHDL object.
 - No *default* value assigned to this object before the case statement is entered.
- Latches are synthesized whenever a **for...loop** statement satisfies all of the following conditions
 - for...loop contains a next statement
 - Objects assigned inside the **for...loop** are not assigned a *default* value before entering the enclosing **for...loop**

For...Loop Statement Latch Example



6-69

Flip-Flop Inference & Synthesis Rules...

- Flip-flops are inferred by either
 - IF statement containing `EVENT
 - Wait until....
 - Wait on... is not supported by synthesis
 - Wait for... is not supported by synthesis
- Synthesis accepts any of the following functionally equivalent statements for inferring a FF
 - Wait until Clock='1';
 - Wait until Clock` Event and Clock='1';
 - Wait until (not Clock` Stable) and Clock='1';

...Flip-Flop Inference & Synthesis Rules

- Synthesis does not support the following Asynchronous description of set and reset signals
 - Wait until (clock='1') or (Reset='1') ;
 - Wait on Clock, Reset ;
- When using a synthesizable wait statement **only** synchronous set and reset can be used.
- If statement containing the VHDL attribute `EVENT cannot have an else or an elsif clause.

Alternative Efficient Coding Styles for Synchronous FSMs

- One process only
 - Handles both state transitions and outputs
- Two processes
 - A synchronous process for updating the state register
 - A combinational process for conditionally deriving the next state and updating the outputs
- Three processes
 - A synchronous process for updating the state register
 - A combinational process for conditionally deriving the next state
 - A combinational process for conditionally deriving the outputs

- To ensure a **PROCESS** is synthesizable, it has to be one of following types:
- **Type 1:** Purely Combinational: all outputs are functions of only the current inputs (not the previous inputs)
- **Type 2:** Purely Synchronous: Each output changes only on the rising or falling edge of a single clock
- **Type 3:** Purely Synchronous with asynchronous set or reset

General rules for synthesis

• Every process must fall exactly into one of the above categories

6-73

Conclusions

<u>Type 1: Purely Combinational Processes (RULES For</u> <u>purely combinational processes</u>

- **Rule 1**: Every input that can affect the output(s) must be in the sensitivity list.
- **Rule 2:** Every output must be assigned a value for every possible combination of the inputs (binary values only)

Example: The following code is synthesizable **Process** (sel, A, B)

begin

```
if (sel = '0') then Y <= A; else Y <= B; end if;
end process;
```

Conclusions

Example of VHDL that will not be synthesized properly due to violation of rule 1

process (A, B)
begin
if (SEL = '0') then Y <= A; else Y<= B;
end if;
end process;</pre>

Example of VHDL that will not be synthesized properly due to violation of rule 2

process (SEL, A, B)
begin
if (SEL = '0') then Y <= A;
end if;
end process;</pre>

6-75

Conclusions

<u>Type 2: Purely Synchronous Sequential Processes</u> <u>Rules for purely sequential processes</u>

- **Rule 1:** Only the clock should be in the sensitivity list
- **<u>Rule 2</u>**: Only signals that change on the same edge of the same clock should be part of the same process

process (CLK)

begin

```
if (CLK'event and CLK='1') then
```

Z <= A and B;

end if;

end process;

• Note that the same logic circuit will result even when the **if** statement is rewritten as

if (CLK='1') then $Z \leq A$ and B;
Conclusions

Type 3: Purely Synchronous with Asynchronous Set/Reset

Rules:

- **Rule** 1: Sensitivity list includes clock and set/reset signal
- **Rule** 2: Must include the clk'event clause
- Rule 3: Must assign either 0 or 1 inside the first part of

the if statement (i.e. the asynchronous condition is

decided first)

CPU Modeling Case Study: PARWAN

OUTLINE

- The CPU
- Memory organization
- Instructions
- Addressing
- Utilities for VHDL description
- Interface
- Behavioral description
- Coding individual instructions
- Complete Behavioral Description

General description

- PARWAN; PAR_1; A Reduced Processor
- Simple 8-bit CPU
- 8-bit Data; 12-bit Address
- Primarily designed for educational purposes
- Includes most common instructions

General CPU description





- 12-Bit Address Bus (4-Bit Page Address + 8-Bit Offset Within Page)
- Memory divided into pages ($2^4 = 16$ Page), Each Page has $2^8 = 256$ bytes
- 12-Bit Address (3 Hex Digits) → One digit specifies
 the page and 2 digits for the offset → {X:YZ}

(X = Page Number, YZ = Offeset Within Page)

- 8-Bit Data Bus \rightarrow 16 Pages 256 BYTES Each
- Uses memory mapped IO

Instruction Set

1. FULL Address Instructions → (2-Byte
 Instructions →12 bit Address + Op-Code →
 Can be Direct or Indirect)

LDA, AND, ADD, SUB, JMP, STA

2. PAGE Address Instructions ==>> (2-Byte Instructions → 8 bits offset + Op_Code → Only Direct Addressing)

> JSR, BRA_V, BRA_C, BRA_Z, BRA_N

3. NO Address Instructions 1-Byte Instructions

NOP, CLA, CMA, CMC, ASL, ASR

Instruction Set Description.

Instruction	Brief
Mnemonic	Description
LDA loc	Load AC w/(contents of loc)
A ND loc	AND AC w/(contents of loc)
ADD loc	Add (contents of loc) to ${ m AC}$
SUB loc	Sub (contents of loc) from AC
JMB adr	Jump to adr
STA loc	Store AC in contents of loc
JSR tos	Subroutine to tos
BRA-V adr	Branch to adr if V
BRA-C adr	Branch to adr if C
BRA-Z adr	Branch to adr if Z
BRA-N adr	Branch to adr if N
NOP	No operation
CLA	Clear AC
CMA	Complement AC
CMC	Complement carry
ASL	Arith shift left
ASR	Arith shift right
	_

Instruction Mnemonic	Opcode Bits 7 6 5	D/I Bit 4	Bits - 3 2 1 0			
LDA loc	000	0/1	Page adr -			
AND loc	001	0/1	Page adr			
ADD loc	010 <	0/1	Page adr			
SUB loc	011	1 0/1 Page ad				
JMP adr	100	0/1	Page adr			
STA loc	101	0/1	Page adr			
JSR tos	110	-				
BRA_V adr	111	1	1000			
BRA_C adr	111	1	0100			
BRA_Z adr	111	1	0010			
BRA_N adr	111	1	0001			
NOP	111	0	0000			
CLA	111	0	0001			
CMA	111	0	0010			
CMC	111	0	0100			
ASL	111	0	1000			
ASR	111	0	1001			

- Load and store operations
- Arithmetic & logical operations
- *jmp* and *branch* instructions

Single Byte Instructions

Instruction Set Description.

Instruction Mnemonic	Brief A Description Bits	DDRESS Scher	ING he Indirect	FLAGS use	set	
LDA loc	Load AC w/(contents of loc)	12	FULL	YES		zn
A ND loc	AND AC w/(contents of loc)	12	FULL	YES		zn
ADD loc	Add (contents of loc) to AC	12	FULL	YES	-C	vczn
SUB loc	Sub (contents of loc) from AC	12	FULL	YES	-C	vczn
JMB adr	Jump to adr	12	FULL	YES		
STA loc	Store AC in contents of loc	12	FULL	YES		
JSR tos	Subroutine to tos	8	PAGE	NO		
BRA-V adr	Branch to adr if V	8	PAGE	NO	v	
BRA-C adr	Branch to adr if C	8	PAGE	NO	-0	
BRA-Z adr	Branch to adr if Z	8	PAGE	NO	Z-	
BRA-N adr	Branch to adr if N	8	PAGE	NO	n	
NOP	No operation		NONE	NO		
CLA	Clear AC		NONE	NO		
CMA	Complement AC	-	NONE	NO		
CMC	Complement carry	-	NONE	NO	-C	-c-
ASL	Arith shift left	-	NONE	NO		v v v v v v v v v v v v v v v v v v v
ASR.	Arith shift right	-	NONE	NO		

- CPU contains VCZN flags
 - V: Overflow
 - C: Carry out
 - Z: Zero

٠

• N: Negative

Instructions use and/or influence these flags

Status Register (Flags)



- Arithmetic instructions influence all flags
- Branch instructions use corresponding flags
- Shift instructions influence all flags

Full Addressing



- Full address instructions use two bytes
- Right hand side of first byte is Page #
- Second byte contains offset
- Bit 4 is Direct / Indirect indicator

Page Addressing



- Page address instructions use two bytes
- All of first byte is used by opcode
- Page part of address uses current page
- Second byte is the offset

Addressing Example



BRANCH TO 6A if Carry is set Else GoTo 5:0F *OpCode (Branch if C=1) = 1111_0100* c=0 : Next instruction from 5:0f

c=1 : Next instruction from 5:6A

Branching is done within current page only

Addressing (JSR)



- Store jsr return address at tos
- Begin subroutine at *tos*+1
- Use indirect *jmp* to *tos* for return from subroutine

Indirect Addressing



- Indirect addressing effects offset only
- Indirect Address = 6:35 → This Memory Byte Contains 1F
- Actual Address Accessed ==>> 6:1F

General CPU_Description Uilities

Basic Utilities (Developed Before)

PACKAGE basic_utilities IS

TYPE integers IS ARRAY (0 TO 12) OF INTEGER; FUNCTION fgl (w, x, gl : BIT) RETURN BIT; FUNCTION feq (w, x, eq : BIT) RETURN BIT; PROCEDURE bin2int (bin : IN BIT_VECTOR; int : OUT INTEGER); PROCEDURE int2bin (int : IN INTEGER; bin : OUT BIT_VECTOR); PROCEDURE apply_data (SIGNAL target : OUT BIT_VECTOR (3 DOWNTO 0); CONSTANT values : IN integers; CONSTANT period : IN TIME); END basic_utilities;

Par- Utilities

LIBRARY cmos; USE cmos.basic_utilities.ALL;

PACKAGE par_utilities IS FUNCTION "XOR" (a, b : qit) RETURN qit ;

FUNCTION "AND" (a, b : qit_vector) RETURN qit_vector;

FUNCTION "OR" (a, b : qit_vector) RETURN qit_vector; FUNCTION "NOT" (a : qit_vector) RETURN qit_vector;

SUBTYPE nibble IS qit_vector (3 DOWNTO 0); SUBTYPE byte IS qit_vector (7 DOWNTO 0); SUBTYPE twelve IS qit_vector (11 DOWNTO 0);

SUBTYPE wired_nibble IS wired_qit_vector (3 DOWNTO 0); SUBTYPE wired_byte IS wired_qit_vector (7 DOWNTO 0); SUBTYPE wired_twelve IS wired_qit_vector (11 DOWNTO 0);

SUBTYPE ored_nibble IS ored_qit_vector (3 DOWNTO 0); SUBTYPE ored_byte IS ored_qit_vector (7 DOWNTO 0); SUBTYPE ored_twelve IS ored_qit_vector (11 DOWNTO 0);

CONSTANT zero_4 : nibble := "0000"; CONSTANT zero_8 : byte := "00000000"; CONSTANT zero_12 : twelve := "000000000000";

FUNCTION add_cv (a, b : qit_vector; cin : qit) RETURN qit_vector; FUNCTION sub_cv (a, b : qit_vector; cin : qit) RETURN qit_vector; --

FUNCTION set_if_zero (a : qit_vector) RETURN qit;

END par_utilities;

PACKAGE body par_utilities IS

FUNCTION "XOR" (a, b : qit) RETURN qit IS CONSTANT qit_or_table : qit_2d :=

(('0','1','1','X'), ('1','0','0','X'), ('1','0','0','X'), ('X','X','X','X'));

BEGIN RETURN qit_or_table (a, b); END "XOR";

FUNCTION "AND" (a,b : qit_vector) RETURN qit_vector IS VARIABLE r : qit_vector (a'RANGE); BEGIN loop1: FOR i IN a'RANGE LOOP r(i) := a(i) AND b(i); END LOOP loop1; RETURN r; END "AND";

FUNCTION "OR" (a,b: qit_vector) RETURN qit_vector IS VARIABLE r: qit_vector (a'RANGE); BEGIN loop1: FOR i IN a'RANGE LOOP r(i) := a(i) OR b(i); END LOOP loop1; RETURN r; END "OR";

FUNCTION "NOT" (a: qit_vector) RETURN qit_vector IS VARIABLE r: qit_vector (a'RANGE);

BEGIN

loop1: FOR i IN a'RANGE LOOP r(i) := NOT a(i); END LOOP loop1; RETURN r; END "NOT";

FUNCTION add cv (a, b : qit vector; cin : qit) **RETURN git vector IS** --left bits are sign bit VARIABLE r, c: git vector (a'LEFT + 2 **DOWNTO 0):** -- two extra bits in r are: msb for overflow, next carrv VARIABLE a sign, b sign: qit; BEGIN a sign := a(a'LEFT); b sign := b(b'LEFT); r(0) := a(0) XOR b(0) XOR cin;c(0) := ((a(0) XOR b(0)) AND cin) OR (a(0) AND)b(0)); FOR i IN 1 TO (a'LEFT) LOOP r(i) := a(i) XOR b(i) XOR c(i-1);c(i) := ((a(i) XOR b(i)) AND c(i-1)) OR (a(i) AND)b(i)); END LOOP; r(a'LEFT+1) := c(a'LEFT);IF a sign = b sign AND r(a'LEFT) /= a sign THEN r(a'LEFT+2) := '1'; --overflow ELSE r(a'LEFT+2) := '0'; END IF;

RETURN r; END add_cv; FUNCTION sub_cv (a, b : qit_vector; cin : qit) RETURN qit_vector IS VARIABLE not_b : qit_vector (b'LEFT DOWNTO 0); VARIABLE not_c : qit; VARIABLE r : qit_vector (a'LEFT + 2 DOWNTO 0); BEGIN not_b := NOT b; not_c := NOT cin; r := add cv (a, not b, not c);

RETURN r; END sub_cv;

FUNCTION set_if_zero (a : qit_vector) RETURN qit IS VARIABLE zero : qit := '1'; BEGIN FOR i IN a'RANGE LOOP IF a(i) /= '0' THEN zero := '0'; EXIT; END IF; END LOOP; RETURN zero; END set_if_zero;

END par utilities;

- add_cv adds its operands creates c and v bits →
 r = a + b + Cin
- Put overflow in leftmost result bit
- Put carry to the right of overflow
- Sub_Cv performs the Subtraction ==>> r = a (b + Cin)

Op-Code Definitions

LIBRARY cmos; USE cmos.basic utilities.ALL; --**PACKAGE par parameters IS CONSTANT single byte instructions : git vector** (3 DOWNTO 0) := "1110"; **CONSTANT cla** : git vector (3 DownTo 0) := "0001"; **CONSTANT cma** : git vector (3 DownTo 0) := "0010"; CONSTANT cmc : qit vector (3 DownTo 0) := "0100"; **CONSTANT asl** : git vector (3 DownTo 0) := "1000"; **CONSTANT asr** : git vector (3 DownTo 0) := "1001"; **CONSTANT jsr** : qit vector (2 DownTo 0) := "110"; **CONSTANT bra**: git vector (3 DownTo 0) := "1111"; **CONSTANT indirect** : git := '1'; **CONSTANT jmp** : git vector (2 DownTo 0) := "100"; **CONSTANT sta** : git vector (2 DownTo 0) := "101"; **CONSTANT lda** : git vector (2 DownTo 0) := "000"; **CONSTANT ann** : git vector (2 DownTo 0) := "001"; **CONSTANT add** : git vector (2 DownTo 0) := "010"; **CONSTANT sbb** : git vector (2 DownTo 0) := "011"; END par parameters;

- Assign appropriate names to opcodes
- *par_parameters* is used for readability

General CPU Description

- 1. Libraries
- 2. Interface
- 3. Architecture



Use a Single Process to Describe General Machine

Operation

LIBRARY cmos; USE cmos.basic_utilities.ALL; LIBRARY par_library; USE par_library.par_utilities.ALL; USE par_library.par_parameters.ALL; ENTITY par_central_processing_unit IS GENERIC (read_high_time, read_low_time, write_high_time, write_low_time : TIME := 2 US; cycle_time : TIME := 4 US; run_time : TIME := 140 US); PORT (clk : IN qit; interrupt : IN qit; read_mem, write_mem : OUT qit; databus : INOUT wired_byte BUS := "ZZZZZZZZZ"; adbus : OUT twelve); END par_central_processing_unit;

- Make packages visible
- Databus can be driven by Parwan and Memory
- Use wiring resolution function
- Generic parameters specify relative read/write cycle time
- Pseudo Code is First Used To Behaviorally
 Describe Architecture

Architecture behavioral of par central processing unit IS **BEGIN** PROCESS **Declare necessary variables; BEGIN** IF NOW > run time THEN WAIT; END IF; **IF interrupt = '1' THEN** Handle interrupt: **ELSE** -- no interrupt \rightarrow Instruction Fetch Read first byte into *byte1*, increment pc; IF byte1 (7 Downto 4) = single byte instructions THEN Execute single byte instruction; **ELSE** -- two-byte instructions Read second byte into byte2, increment pc: -- 2nd Byte Fetch IF byte1 (7 Downto 5) = jsr THEN Execute *jsr* instruction; -- *byte2* -- offset address ELSIF byte1 (7 DOWNTO 4) = bra THEN Execute *bra* instructions; -- *byte2 has* -- offset address ELSE -- all other two-byte instructions IF byte1 (4) = indirect THEN Use *byte1* and *byte2* to get address; END IF; -- ends indirect IF byte1 (7 DOWNTO 5) = jmp THEN Execute *jmp* instruction, ELSIF byte1 (7 DOWNTO 5) = sta THEN Execute *sta* instruction, write *ac*: ELSE -- read operand for lda, and, add, sub Read memory onto databus ; Execute *lda*, and, add, and sub; Disconnect memory from *databus*;

END IF; -- *jmp / sta / lda, and, add, sub* END IF; -- *jsr/bra /other double-byte instructions* END IF; -- *single-byte / double-byte* END IF; -- interrupt / otherwise END PROCESS; END behavioral;

. Coding of Individual Instructions

-- Declaring necessary variables VARIABLE pc : twelve; VARIABLE ac, byte1, byte2 : byte; VARIABLE v, c, z, n : qit; VARIABLE temp : qit_vector (9 DOWNTO 0);

Handle interrupt

WAIT FOR cycle_time;

-- Read first byte into byte1; increment pc;

adbus <= pc; -- Start A Memory Read Cycle

read_mem <= '1';

WAIT FOR read high time; -- Memory Access Delay

byte1 := byte (databus); -- databus is Type-Cast to byte

read_mem <= '0';</pre>

WAIT FOR read_low_time; -- Prevents OverWriting

pc := inc (**pc**);

Memory READ CYCLE 1. Put address on address bus 2. Wait half a clock cycle 3. Read data bus 4. Remove read request **Execute single byte instructions** CASE byte1 (3 DOWNTO 0) IS When $cla \Rightarrow ac = zero 8; z = '1';$ When cma => ac := NOT ac; IF ac = zero 8 Then z := '1'; End IF; n := ac(7);When cmc \Rightarrow c := NOT c; When asl \Rightarrow c := ac (7); ac := ac (6 DownTo 0) & '0'; n := ac(7);**IF** c /= n **THEN** v := '1'; **END IF**; When $asr \Rightarrow ac := ac (7) \& ac (7 DOWNTO 1);$ IF ac = zero 8 Then z := '1'; End IF; n := ac(7);When OTHERS => NULL; **END** CASE: Handing single byte instructions, cla, cma, cmc, asl

- Handing *single_byte instructions*, *cla*, *cma*, *cmc*, *asl* and *asr*
- Negative flag may be set for *cma*, *asl* and *asr*
- Zero flag may be set for *cma*, *asl* and *asr*
- For *asl*, overflow occurs it bits 6 & 7 differ

Execute Two byte instructions Read second byte into *byte2***, increment pc**





- · Reading byte from memory
- Read memory stays high for half a clock
- Memory releases the bus in the second half
- Right half of byte1 has page for full address
- Byte2 now has the offset of address

Execute jsr instruction, byte2 has address

databus <= wired_byte (pc (7 DOWNTO 0)); -Offset Part of PC is</pre>

Written to DATA Bus

adbus (7 DOWNTO 0) <= byte2; -- Offset Part of
Subroutine Address is</pre>

-- Placed on Address Bus (Page Address already there Write_mem <= '1'; WAIT FOR write_high_time; write_mem <= '0';

WAIT FOR write_low_time; databus <= "ZZZZZZZZ"; pc (7 DOWNTO 0) := inc (byte2);

- Handling jsr
- Page part of *adbus* still points to the same instruction page
- Write *pc* to page location pointed by *byte2*
- when writing is done, release the *databus*
- Load *pc* to start from *byte2*+1 (*tos*)

Execute *bra* instructions, address in *byte2* IF (byte1 (3) = '1' AND v = '1') OR (byte1 (2) = '1' AND c = '1') OR (byte1 (1) = '1' AND z = '1') OR (byte1 (0) = '1' AND n = '1') THEN pc (7 DOWNTO 0) := byte2;

- END IF;
- Chock bits 3, 2, 1 and 0 against v, c, z, n flags
- Load *pc* with *byte2* if match is found
- Page part of *pc* still holds some page

General.CPU_description.coding_individual_instructions Use *byte1* and *byte2* to get address

```
adbus (11 DOWNTO 8) <= byte1 (3 Downto 0);
adbus (7 DOWNTO 0) <= byte2;
read_mem <= '1';
Wait For read_high_time;
byte2 := byte (databus);
read_mem <= '0';
Wait For read low time;
```

- Use page of *byte1*, offset of *byte2*
- Form an address to fetch offset of operand
- Now byte1 & byte2 contain full operand address

General.CPU_description.coding_individual_instructions Execute *jmp* instruction pc := byte1 (3 Downto 0) & byte2;

• Load pc with full 12-bit address

• Could use two assignments instead of &

General.CPU_description.coding_individual_instructions

Execute *sta* instruction, write *ac* adbus <= byte1 (3 DOWNTO 0) & byte2; databus <= wired_byte (ac); write_mem <= '1'; WAIT FOR write_high_time; write_mem <= '0'; WAIT FOR write_low_time; databus <= "ZZZZZZZZZ";

• Put full address on adbus

• Put ac on databus

. Issue write, when done, release databus

```
General.CPU description.coding individual instructions
Read memory onto databus
adbus (11 DOWNTO 8) <= byte1 (3 DOWNTO 0);
adbus (7 DOWNTO 0) <= byte2;
read mem <= '1';
WAIT FOR read high time;
CASE byte1 (7 DOWNTO 5) IS
     When Ida => ac := byte (databus);
     When ann => ac := ac AND byte (databus):
     When add => temp := add cv(ac, byte(databus), c);
                  ac := temp (7 DOWNTO 0);
                       := temp (8);
                  с
                       := temp (9);
                  v
     When sbb => temp := sub cv(ac, byte(databus), c);
                  ac := temp (7 DOWNTO 0);
                       := temp (8);
                  с
                       := temp (9);
                  V
     When OTHERS => NULL;
END CASE:
IF ac = zero 8 THEN z := '1'; END IF;
n := ac(7);
read mem <= '0';
WAIT FOR read low time;
```

- Full address on adbus
- Issue read_mem
- Perform *lda*, ann, add and sbb
- Arithmetic operations set *c* and *v* flags
- All operations set *z* and *n* flags

General.CPU_description .complete_behavioral

ARCHITECTURE behavioral OF par central processing unit IS BEGIN PROCESS VARIABLE pc : twelve; VARIABLE ac, byte1, byte2 : byte; VARIABLE v, c, z, n : qit; VARIABLE temp : qit vector (9 DOWNTO 0); VARIABLE pc : twelve; VARIABLE ac, byte1, byte2 : byte; VARIABLE v, c, z, n : qit; VARIABLE temp : git vector (9 DOWNTO 0); BEGIN IF NOW > run time THEN WAIT; END IF; **IF interrupt = '1' THEN** pc := zero 12;WAIT FOR cycle time; **ELSE** -- no interrupt adbus <= pc; read mem <= '1'; WAIT FOR read high time; byte1 := byte (databus); read mem <= '0'; WAIT FOR read low time; pc := inc (pc): IF byte1 (7 DOWNTO 4) = single byte instructions THEN CASE byte1 (3 DOWNTO 0) IS WHEN cla => ac := zero 8; WHEN cma => ac := NOT ac; IF ac = zero 8 THEN z := '1'; END IF;

n := ac(7);WHEN cmc => c := NOT c;WHEN asl => c := ac(7);ac := ac (6 DOWNTO 0) & '0'; n := ac(7);**IF c /= n THEN v := '1'; END IF;** WHEN asr => ac := ac (7) & ac (7 DOWNTO 1); IF ac = zero 8 THEN z := '1'; END IF; n := ac(7): WHEN OTHERS => NULL; END CASE; **ELSE** -- two-byte instructions adbus <= pc; read mem <= '1'; WAIT FOR read high time; byte2 := byte (databus); read mem <= '0'; WAIT FOR read low time; pc := inc (pc);

Complete Behavioral Description

IF byte1 (7 DOWNTO 5) = jsr THEN databus <= wired byte (pc (7 DOWNTO 0)); adbus (7 DOWNTO 0) <= byte2; write mem <= '1'; WAIT FOR write high time; write mem <= '0'; WAIT FOR write low time; databus <= "ZZZZZZZZ";</pre> pc (7 DOWNTO 0) := inc (byte2); ELSIF byte1 (7 DOWNTO 4) = bra THEN IF (byte1 (3) = '1' AND v = '1') OR (byte1 (2) = '1' AND c = '1') OR (byte1 (1) = '1' AND z = '1') OR (byte1 (0) = '1' AND n = '1') THEN pc (7 DOWNTO 0) := byte2; END IF; **ELSE** -- all other two-byte instructions IF byte1 (4) = indirect THEN adbus (11 DOWNTO 8) <= byte1 (3 DOWNTO 0); adbus (7 DOWNTO 0) <= byte2; read mem <= '1'; WAIT FOR read high time; byte2 := byte (databus); read mem <= '0'; WAIT FOR read low time; **END IF: -- ends indirect** IF byte1 (7 DOWNTO 5) = jmp THEN pc := byte1 (3 DOWNTO 0) & byte2; ELSIF byte1 (7 DOWNTO 5) = sta THEN adbus <= byte1 (3 DOWNTO 0) & byte2; databus <= wired byte (ac); write mem <= '1'; WAIT FOR write high time;

write mem <= '0'; WAIT FOR write low time; databus <= "ZZZZZZZZ"; ELSE -- read operand for Ida, and, add, sub adbus (11 DOWNTO 8) <= byte1 (3 DOWNTO 0); adbus (7 DOWNTO 0) <= byte2; read mem <= '1'; WAIT FOR read high time; CASE byte1 (7 DOWNTO 5) IS WHEN Ida => ac := byte (databus); WHEN ann => ac := ac AND byte (databus); WHEN add => temp := add cv (ac, byte (databus), c); ac := temp (7 DOWNTO 0); c := temp (8); v := temp (9); WHEN sbb => temp := sub cv (ac, byte (databus), c); ac := temp (7 DOWNTO 0); c := temp (8); v := temp (9); WHEN OTHERS => NULL; **END CASE;** IF ac = zero 8 THEN z := '1'; END IF; n := ac(7);read mem <= '0'; WAIT FOR read low time; END IF; -- jmp / sta / lda, and, add, sub END IF; -- jsr / bra / other double-byte instructions END IF; -- single-byte / double-byte END IF; -- interrupt / otherwise **END PROCESS; END** behavioral;

Entity Declaration:

ENTITY Entity_Name IS Generic (Entity Parameters); PORT (Definition of Input/Output Connectors); END [Entity] Entity_Name;

Array Data Type Declaration Syntax

TYPE *id* **Is Array** (*Range_Constraint*) **of** *Type*;

Conditionals:

1. IF condition Then statements ; End IF;

2. IF condition Then statements; Else statements; End IF;

3. IF condition Then statements; Elsif condition Then statements; Elsif condition Then statements; Elsif condition Then statements [Else statements;] End IF;

CASE -Statement

CASE Expression is when value => statements; when value I | value2| ...|valuen => statements; when discrete range of values => statements; when others => statements; End CASE;

LOOPs

Loop_Label: LOOP statements; End LOOP Loop Label;

Loop_Label: FOR Loop_Variable in range LOOP statements; End LOOP Loop_Label;

Loop_Label: WHILE Condition LOOP statements; End LOOP Loop_Label;

WAIT-Statement:

- WAIT;
- WAIT ON Signal_List;
- WAIT UNTIL Condition;
- WAIT FOR Time_Out_Expression;
- WAIT on Sig_List until Cond for Time_Exp;

FUNCTIONS:

FUNCTION function_Name(Input Parameter_List) RETURN type IS { Declarations} Begin Function Algorithm; RETURN Expression; End function_Name;

Procedures:

PEOCEDURE Proc_Name (Interface_List) IS { Declarations} Begin Procedure Algorithm; End Procedure_Name;

PROCESS:

[Process_Label:] PROCESS(Sensitivity_List) {Process_Declarations;} Begin Statements; END Process [Process Label];

BLOCK:

Required

Block_Label: Block (Guard_Condition) {Block_Declarations;} Begin Concurrent_Statements; END Block Block Label;

<u>Concurrent Signal Assignment</u>: {Unaffected may replace any Wave_i}

Label: target <= [Guarded] [Transport] Wavel when Condl Else Wave2 when Cond2 Else

> Waven-1 when Condn-1 Else Waven ;

With Expression Select target <= [Guarded] [Transport] Wavel when Choicel, Wave2 when Choice2,

> Waven-1 when Choicen-1, Waven when OTHERS;

Package:

Package Package_Name IS Declarations{Constants, Signals, Types, Components & Subprograms};

End Package_Name;

Package Body Package_Name IS Subprogram_Bodies; End Package Name;

Use Clause:

use Librar	y_name.Package_Name. <ids all="" =""> ;</ids>
Ex	Use work.utils.all;
	Use Compass Lib. Packag1.ALL

Component Declaration:

Component Component_Name [IS] Generic (Component Parameters); PORT (Definition of Input/Output Connectors); END Component;

Configuration Specification:

For <Instances_Specs> USE ENTITY entity binding ;
Ex: For u1,u7, u9 : AND2 Use Entity work.AND2(DF);
For Others : AND2 Use Entity work.AND2(ALG);
For ALL : OR2 Use Entity work.OR2(DF)
Generic Map(T_entity => T_Compt)
Port Map(entity_Port => Compt_Port);

Component Instantiation:

Required

Required

Label: <component_name> Generic Map(association_list) Port Map(association_list); <u>Note:</u> <association list> : either <u>positional</u>, or <u>named</u> <u>named</u>: (compt_Name => Instance_Name)

 Generate Statement:
 Re

 1.
 Label
 : For identifier in Range Generate Concurrent Statements;

 End Generate ;
 2.
 Label
 : IF condition Generate Concurrent Statements;

End Generate;

Assertion Statement:

Assert a_Should_be_Valid_Condition Report "Message if Condition Not True" Severity <severity level ∈ {note warning, error, failure}>;



Declaring Resolved Signals



Alias Declaration:

Alias <new_name>: Subtype is <existing name="" of="" same<="" th=""></existing></new_name>		
type and range> ;		
Ex: Alias opcode : Bit_Vector (3 to 0) is Instr(7 downto4);		
Alias Sign_Bit : Bit is Accumulator(32);		

Disconnect Statement:

Signal X : WX_Vector(7 downTo 0) BUS ; DISCONNECT X : WX_Vector after 50 ns ;