Instruction Set Architecture

COE 308

Computer Architecture
Prof. Muhamed Mudawar

Computer Engineering Department
King Fahd University of Petroleum and Minerals

Presentation Outline

- Instruction Set Architecture
- Overview of the MIPS Processor
- * R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- Jump and Branch Instructions
- ❖ Translating If Statements and Boolean Expressions
- Load and Store Instructions
- Translating Loops and Traversing Arrays
- Alternative Architecture

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

Instruction Set Architecture (ISA)

- Critical Interface between hardware and software
- ❖ An ISA includes the following ...
 - ♦ Instructions and Instruction Formats
 - ♦ Data Types, Encodings, and Representations
 - ♦ Programmable Storage: Registers and Memory
 - ♦ Addressing Modes: to address Instructions and Data
 - ♦ Handling Exceptional Conditions (like division by zero)

Examples	(Versions)	First Introduced in
♦ Intel	(8086, 80386, Pentium,)	1978
♦ MIPS	(MIPS I, II, III, IV, V)	1986
♦ PowerPC	(601, 604,)	1993

Instructions

- Instructions are the language of the machine
- ❖ We will study the MIPS instruction set architecture
 - ♦ Known as Reduced Instruction Set Computer (RISC)
 - ♦ Elegant and relatively simple design
 - ♦ Similar to RISC architectures developed in mid-1980's and 90's
 - ♦ Very popular, used in many products
 - Silicon Graphics, ATI, Cisco, Sony, etc.
 - ♦ Comes next in sales after Intel IA-32 processors
 - Almost 100 million MIPS processors sold in 2002 (and increasing)
- ❖ Alternative design: Intel IA-32
 - ♦ Known as Complex Instruction Set Computer (CISC)

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

© Muhamed Mudawar – slide 4

Basics of RISC Design

- All instructions are typically of one size
- Few instruction formats
- Arithmetic instructions are register to register
 - ♦ Operands are read from registers
 - ♦ Result is stored in a register
- General purpose integer and floating point registers
 - → Typically, 32 integer and 32 floating-point registers
- Memory access only via load and store instructions
 - ♦ Load and store: bytes, half words, words, and double words
- Few simple addressing modes

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM


© Muhamed Mudawar – slide 5


Next...

- Instruction Set Architecture
- Overview of the MIPS Processor
- R-Type Arithmetic, Logical, and Shift Instructions
- I-Type Format and Immediate Constants
- Jump and Branch Instructions
- ❖ Translating If Statements and Boolean Expressions
- Load and Store Instructions
- Translating Loops and Traversing Arrays
- Alternative Architecture

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM





MIPS General-Purpose Registers

- 32 General Purpose Registers (GPRs)
 - ♦ Assembler uses the dollar notation to name registers
 - \$0 is register 0, \$1 is register 1, ..., and \$31 is register 31
 - ♦ All registers are 32-bit wide in MIPS32
 - ♦ Register \$0 is always zero
 - Any value written to \$0 is discarded
- Software conventions
 - ♦ Software defines names to all registers
 - To standardize their use in programs
 - ♦ \$8 \$15 are called \$t0 \$t7
 - Used for temporary values
 - ♦ \$16 \$23 are called \$s0 \$s7

\$0 = \$zero	\$16 = \$s0
\$1 = \$at	\$17 = \$s1
\$2 = \$v0	\$18 = \$s2
\$3 = \$v1	\$19 = \$s3
\$4 = \$a0	\$20 = \$s4
\$5 = \$a1	\$21 = \$s5
\$6 = \$a2	\$22 = \$s6
\$7 = \$a3	\$23 = \$s7
\$8 = \$t0	\$24 = \$t8
\$9 = \$t1	\$25 = \$t9
\$10 = \$t2	\$26 = \$k0
\$11 = \$t3	\$27 = \$k1
\$12 = \$t4	\$28 = \$gp
\$13 = \$t5	\$29 = \$sp
\$14 = \$t6	\$30 = \$fp
\$15 = \$t7	\$31 = \$ra

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

© Muhamed Mudawar – slide 9

MIPS Register Conventions

- Assembler can refer to registers by name or by number
 - ♦ It is easier for you to remember registers by name
 - ♦ Assembler converts register name to its corresponding number

Name	Register	Usage	
\$zero	\$0	Always 0	(forced by hardware)
\$at	\$1	Reserved for asser	mbler use
\$v0 - \$v1	\$2 - \$3	Result values of a	function
\$a0 - \$a3	\$4 - \$7	Arguments of a fur	nction
\$t0 - \$t7	\$8 - \$15	Temporary Values	
\$s0 - \$s7	\$16 - \$23	Saved registers	(preserved across call)
\$t8 - \$t9	\$24 - \$25	More temporaries	
\$k0 - \$k1	\$26 - \$27	Reserved for OS k	ernel
\$gp	\$28	Global pointer	(points to global data)
\$sp	\$29	Stack pointer	(points to top of stack)
\$fp	\$30	Frame pointer	(points to stack frame)
\$ra	\$31	Return address	(used by jal for function call)

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

Instruction Formats ❖ All instructions are 32-bit wide, Three instruction formats: Register (R-Type) ♦ Register-to-register instructions ♦ Op: operation code specifies the format of the instruction Op⁶ Rt⁵ Rd^5 funct6 Immediate (I-Type) ♦ 16-bit immediate constant is part in the instruction Op⁶ Rs⁵ Rt⁵ immediate¹⁶ Jump (J-Type) ♦ Used by jump instructions immediate²⁶ Instruction Set Architecture COE 308 - Computer Architecture - KFUPM © Muhamed Mudawar – slide 11

Instruction Categories

- Integer Arithmetic
 - Arithmetic, logical, and shift instructions
- Data Transfer
 - ♦ Load and store instructions that access memory
 - ♦ Data movement and conversions
- Jump and Branch
 - ♦ Flow-control instructions that alter the sequential sequence
- Floating Point Arithmetic
 - ♦ Instructions that operate on floating-point registers
- Miscellaneous
 - ♦ Instructions that transfer control to/from exception handlers
 - ♦ Memory management instructions

Instruction Set Architecture COE 308 – Computer Architecture – KFUPM

Next...


- Instruction Set Architecture
- Overview of the MIPS Processor
- R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- Jump and Branch Instructions
- Translating If Statements and Boolean Expressions
- Load and Store Instructions
- Translating Loops and Traversing Arrays
- ❖ Alternative Architecture

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

© Muhamed Mudawar – slide 13

R-Type Format



- Op: operation code (opcode)
 - ♦ Specifies the operation of the instruction
 - ♦ Also specifies the format of the instruction
- funct: function code extends the opcode
 - \Rightarrow Up to 2^6 = 64 functions can be defined for the same opcode
 - ♦ MIPS uses opcode 0 to define R-type instructions
- Three Register Operands (common to many instructions)
 - ♦ Rs, Rt: first and second source operands
 - ♦ Rd: destination operand
 - ♦ sa: the shift amount used by shift instructions

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

Integer Add /Subtract Instructions

Insti	ruction	Meaning	R-Type Format					
add	\$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x20
addu	\$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x21
sub	\$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x22
subu	\$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x23

- add & sub: overflow causes an arithmetic exception
 - ♦ In case of overflow, result is not written to destination register
- addu & subu: same operation as add & sub
 - → However, no arithmetic exception can occur
 - **♦ Overflow is ignored**
- Many programming languages ignore overflow
 - ♦ The + operator is translated into addu
 - ♦ The operator is translated into subu

 $Instruction \ Set \ Architecture$

COE 308 – Computer Architecture – KFUPM

© Muhamed Mudawar – slide 15

Addition/Subtraction Example

- Compiler allocates registers to variables
 - \diamond Assume that f, g, h, i, and j are allocated registers \$s0 thru \$s4
 - \Rightarrow Called the **saved** registers: \$s0 = \$16, \$s1 = \$17, ..., \$s7 = \$23
- Arr Translation of: f = (g+h) (i+j)

```
addu $t0, $s1, $s2  # $t0 = g + h
addu $t1, $s3, $s4  # $t1 = i + j
subu $s0, $t0, $t1  # f = (g+h)-(i+j)
```

- ♦ Temporary results are stored in \$t0 = \$8 and \$t1 = \$9
- Translate: addu \$t0,\$s1,\$s2 to binary code
- op rs = \$s1 rt = \$s2 rd = \$t0 sa func

 ◆ Solution:

 000000 10001 10010 01000 00000 100001

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

Logical Bitwise Operations

Logical bitwise operations: and, or, xor, nor

X	У	x and y
0	0	0
0	1	0
1	0	0
1	1	1

Х	У	x or y
0	0	0
0	1	1
1	0	1
1	1	1

х	У	x xor y
0	0	0
0	1	1
1	0	1
1	1	0
	0	0 0

Х	У	x nor y
0	0	1
0	1	0
1	0	0
1	1	0

- ❖ AND instruction is used to clear bits: x and 0 = 0
- OR instruction is used to set bits: x or 1 = 1
- ❖ XOR instruction is used to toggle bits: $x \times x = x \times x = x$
- NOR instruction can be used as a NOT, how?
 - nor \$s1,\$s2,\$s2 is equivalent to not \$s1,\$s2

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

© Muhamed Mudawar – slide 17

Logical Bitwise Instructions

Ins	truction	Meaning	R-Type Format					
and	\$s1, \$s2, \$s	3 \$s1 = \$s2 & \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x24
or	\$s1, \$s2, \$s	3 \$s1 = \$s2 \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x25
xor	\$s1, \$s2, \$s	3 \$s1 = \$s2 ^ \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x26
nor	\$s1, \$s2, \$s	$3 \$s1 = \sim (\$s2 \$s3)$	0 = qo	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x27

Examples:

Assume \$s1 = 0xabcd1234 and \$s2 = 0xffff0000

```
and $s0,$s1,$s2  # $s0 = 0xabcd00000

or $s0,$s1,$s2  # $s0 = 0xfffff1234

xor $s0,$s1,$s2  # $s0 = 0x54321234


nor $s0,$s1,$s2  # $s0 = 0x0000edcb
```

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

Shift Operations

- Shifting is to move all the bits in a register left or right
- ❖ Shifts by a constant amount: sll, srl, sra
 - ♦ sll/srl mean shift left/right logical by a constant amount
 - ♦ The 5-bit shift amount field is used by these instructions
 - ♦ sra means shift right arithmetic by a constant amount
 - → The sign-bit (rather than 0) is shifted from the left.



Shift Instructions R-Type Format Meaning Instruction s1,s2,10 s1 = s2 << 10 op = 0 rs = 0rt = \$s2 rd = \$s1 sa = 10 s1,s2,10 s1 = s2>>>10 op = 0 rs = 0rt = \$s2 rd = \$s1 sa = 10 \$\$1, \$\$2, 10 | \$\$1 = \$\$2 >> 10 | op = 0 | r\$ = 0 | rt = \$\$2 | rd = \$\$1 | \$\$a = 10 | f = 3\$\$1,\$\$2,\$\$3 | \$\$1 = \$\$2 << \$\$3 | op = 0 | rs = \$\$3 | rt = \$\$2 | rd = \$\$1 | sa = 0 f = 4\$\$1,\$\$2,\$\$3 | \$\$1 = \$\$2>>>\$\$3 | op = 0 | rs = \$\$3 | rt = \$\$2 | rd = \$\$1 | sa = 0 f = 6 | srav \$\$1,\$\$2,\$\$3 | \$\$1 = \$\$2 >> \$\$3 | op = 0 | rs = \$\$3 | rt = \$\$2 | rd = \$\$1 | sa = 0 Shifts by a variable amount: sllv, srlv, srav ♦ Same as sll, srl, sra, but a register is used for shift amount ❖ Examples: assume that \$s2 = 0xabcd1234, \$s3 = 16 \$s1 = \$s2 << 8sll \$s1,\$s2,8 \$s1 = 0xcd123400\$s1,\$s2,4 \$s1 = \$s2>>4\$s1 = 0xfabcd123sra \$s1 = \$s2>>>\$s3 \$s1 = 0x0000abcdsrlv \$s1,\$s2,\$s3 op=000000 rs=\$s3=10011 rt=\$s2=10010 rd=\$s1=10001 sa=00000 f=000110 © Muhamed Mudawar – slide 20 COE 308 - Computer Architecture - KFUPM

Binary Multiplication

- ❖ Shift-left (s11) instruction can perform multiplication
 - ♦ When the multiplier is a power of 2
- ❖ You can factor any binary number into powers of 2
 - ♦ Example: multiply \$s1 by 36
 - Factor 36 into (4 + 32) and use distributive property of multiplication

```
\Rightarrow $s2 = $s1*36 = $s1*(4 + 32) = $s1*4 + $s1*32
```

```
sll $t0, $s1, 2 ; $t0 = $s1 * 4

sll $t1, $s1, 5 ; $t1 = $s1 * 32

addu $s2, $t0, $t1 ; $s2 = $s1 * 36
```

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

© Muhamed Mudawar – slide 21

Your Turn . . .

Multiply \$s1 by 26, using shift and add instructions

Hint: 26 = 2 + 8 + 16

```
sll $t0, $s1, 1 ; $t0 = $s1 * 2

sll $t1, $s1, 3 ; $t1 = $s1 * 8

addu $s2, $t0, $t1 ; $s2 = $s1 * 10

sll $t0, $s1, 4 ; $t0 = $s1 * 16

addu $s2, $s2, $t0 ; $s2 = $s1 * 26
```

Multiply \$s1 by 31, Hint: 31 = 32 - 1

```
sll $s2, $s1, 5 ; $s2 = $s1 * 32
subu $s2, $s2, $s1 ; $s2 = $s1 * 31
```

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

Integer Multiplication & Division

- Consider axb and a/b where a and b are in \$s1 and \$s2
 - ♦ Signed multiplication: mult \$s1,\$s2
 - ♦ Unsigned multiplication: multu \$s1,\$s2
 - ♦ Signed division: div \$s1,\$s2
 - ♦ Unsigned division: divu \$s1,\$s2
- For multiplication, result is 64 bits
 - ♦ LO = low-order 32-bit and HI = high-order 32-bit
- For division
 - ♦ LO = 32-bit quotient and HI = 32-bit remainder
 - ♦ If divisor is 0 then result is unpredictable
- Moving data
 - ♦ mflo rd (move from LO to rd), mfhi rd (move from HI to rd)
 - \$ mtlo rs (move to LO from rs), mthi rs (move to HI from rs)

Instruction Set Architecture

COE~308-Computer~Architecture-KFUPM

© Muhamed Mudawar – slide 23

\$31

Multiply

Divide

LO

Integer Multiply/Divide Instructions

Instruction	Meaning			For	mat		
mult rs, rt	hi, $lo = rs \times rt$	$op^6 = 0$	rs ⁵	rt ⁵	0	0	0x18
multu rs, rt	hi, $lo = rs \times rt$	$op^6 = 0$	rs ⁵	rt ⁵	0	0	0x19
div rs, rt	hi, lo = rs / rt	$op^6 = 0$	rs ⁵	rt ⁵	0	0	0x1a
divu rs, rt	hi, lo = rs / rt	$op^6 = 0$	rs ⁵	rt ⁵	0	0	0x1b
mfhi rd	rd = hi	$op^6 = 0$	0	0	rd⁵	0	0x10
mflo rd	rd = lo	$op^6 = 0$	0	0	rd ⁵	0	0x12
mthi rs	hi = rs	$op^6 = 0$	rs ⁵	0	0	0	0x11
mtlo rs	lo = rs	$op^6 = 0$	rs ⁵	0	0	0	0x13

- Signed arithmetic: mult, div (rs and rt are signed)
 - ♦ LO = 32-bit low-order and HI = 32-bit high-order of multiplication
 - ♦ LO = 32-bit quotient and HI = 32-bit remainder of division
- Unsigned arithmetic: multu, divu (rs and rt are unsigned)
- NO arithmetic exception can occur

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

Next ...

- Instruction Set Architecture
- Overview of the MIPS Processor
- * R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- Jump and Branch Instructions
- Translating If Statements and Boolean Expressions
- Load and Store Instructions
- Translating Loops and Traversing Arrays
- ❖ Alternative Architecture


Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

© Muhamed Mudawar – slide 25

I-Type Format

- Constants are used quite frequently in programs
 - ♦ The R-type shift instructions have a 5-bit shift amount constant
 - ♦ What about other instructions that need a constant?
- ❖ I-Type: Instructions with Immediate Operands



- ❖ 16-bit immediate constant is stored inside the instruction
 - ♦ Rs is the source register number
 - ♦ Rt is now the destination register number (for R-type it was Rd)
- Examples of I-Type ALU Instructions:
 - ♦ Add immediate: addi \$s1, \$s2, 5 # \$s1 = \$s2 + 5
 - \diamond OR immediate: ori \$s1, \$s2, 5 # \$s1 = \$s2 | 5

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

I-Type ALU Instructions

Instr	uction	Meaning	I-Type Format				
addi	\$s1, \$s2, 10	\$s1 = \$s2 + 10	op = 0x8	rs = \$s2	rt = \$s1	$imm^{16} = 10$	
addiu	\$s1, \$s2, 10	\$s1 = \$s2 + 10	op = 0x9	rs = \$s2	rt = \$s1	$imm^{16} = 10$	
andi	\$s1, \$s2, 10	\$s1 = \$s2 & 10	op = 0xc	rs = \$s2	rt = \$s1	$imm^{16} = 10$	
ori	\$s1, \$s2, 10	\$s1 = \$s2 10	op = 0xd	rs = \$s2	rt = \$s1	$imm^{16} = 10$	
xori	\$s1, \$s2, 10	\$s1 = \$s2 ^ 10	op = 0xe	rs = \$s2	rt = \$s1	$imm^{16} = 10$	
lui	\$s1, 10	\$s1 = 10 << 16	op = 0xf	0	rt = \$s1	$imm^{16} = 10$	

- addi: overflow causes an arithmetic exception
 - ♦ In case of overflow, result is not written to destination register
- addiu: same operation as addi but overflow is ignored
- ❖ Immediate constant for addi and addiu is signed
 - ♦ No need for subi or subiu instructions
- ❖ Immediate constant for andi, ori, xori is unsigned

Instruction Set Architecture COE 308 – Computer Architecture – KFUPM © Muhamed Mudawar – slide 27

Examples: I-Type ALU Instructions

- Examples: assume A, B, C are allocated \$s0, \$s1, \$s2
 - A = B+5; translated as addiu \$s0,\$s1,5
 - C = B-1; translated as addiu \$s2,\$s1,-1

- A = B&0xf; translated as andi \$s0,\$s1,0xf
- $C = B \mid 0xf$; translated as ori \$\$2,\$\$1,0xf
- C = 5; translated as ori \$s2,\$zero,5
- A = B; translated as ori \$s0,\$s1,0
- ❖ No need for subi, because addi has signed immediate
- * Register 0 (\$zero) has always the value 0

Instruction Set Architecture COE 308 – Computer Architecture – KFUPM

32-bit Constants ❖ I-Type instructions can have only 16-bit constants Op⁶ Rs⁵ Rt⁵ immediate¹⁶ ❖ What if we want to load a 32-bit constant into a register? ❖ Can't have a 32-bit constant in I-Type instructions ⊗ ♦ We have already fixed the sizes of all instructions to 32 bits ❖ Solution: use two instructions instead of one ☺ ♦ Suppose we want: \$s1=0xAC5165D9 (32-bit constant) ♦ lui: load upper immediate clear lower 16 bits 16 bits lui \$s1,0xAC51 \$s1=\$17 | 0xAC51 0x0000ori \$s1,\$s1,0x65D9 \$s1=\$17 | 0xAC51 Instruction Set Architecture COE 308 – Computer Architecture – KFUPM © Muhamed Mudawar – slide 29

Next...

- Instruction Set Architecture
- Overview of the MIPS Processor
- R-Type Arithmetic, Logical, and Shift Instructions
- I-Type Format and Immediate Constants
- Jump and Branch Instructions
- Translating If Statements and Boolean Expressions
- Load and Store Instructions
- Translating Loops and Traversing Arrays
- Alternative Architecture

Instruction Set Architecture COE 308 – Computer Architecture – KFUPM

J-Type Format Op6 immediate²⁶ ❖ J-type format is used for unconditional jump instruction: label # jump to label label: ❖ 26-bit immediate value is stored in the instruction ♦ Immediate constant specifies address of target instruction Program Counter (PC) is modified as follows: least-significant ♦ Next PC = PC⁴ immediate²⁶ 2 bits are 00 ♦ Upper 4 most significant bits of PC are unchanged $COE\ 308-Computer\ Architecture-KFUPM$ © Muhamed Mudawar – slide 31

Conditional Branch Instructions

MIPS compare and branch instructions:

```
beq Rs,Rt,label branch to label if (Rs == Rt)
bne Rs,Rt,label branch to label if (Rs != Rt)
```

MIPS compare to zero & branch instructions

Compare to zero is used frequently and implemented efficiently

```
bltz Rs, label branch to label if (Rs < 0)
bgtz Rs, label branch to label if (Rs > 0)
blez Rs, label branch to label if (Rs <= 0)
bgez Rs, label branch to label if (Rs >= 0)
```

❖ No need for beqz and bnez instructions. Why?

Instruction Set Architecture COE 308 – Computer Architecture – KFUPM © Muhamed Mudawar – slide 32

Set on Less Than Instructions

MIPS also provides set on less than instructions

```
slt rd,rs,rt if (rs < rt) rd = 1 else rd = 0
sltu rd,rs,rt unsigned <
slti rt,rs,im<sup>16</sup> if (rs < im<sup>16</sup>) rt = 1 else rt = 0
sltiu rt,rs,im<sup>16</sup> unsigned <</pre>
```

Signed / Unsigned Comparisons

Can produce different results

```
Assume $s0 = 1 and $s1 = -1 = 0xffffffff

slt $t0,$s0,$s1 results in $t0 = 0

stlu $t0,$s0,$s1 results in $t0 = 1
```

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

© Muhamed Mudawar – slide 33

More on Branch Instructions

❖ MIPS hardware does NOT provide instructions for ...

```
blt,bltubranch if less than(signed/unsigned)ble,bleubranch if less or equal(signed/unsigned)bgt,bgtubranch if greater than(signed/unsigned)bge,bgeubranch if greater or equal(signed/unsigned)
```

Can be achieved with a sequence of 2 instructions

- How to implement: blt \$s0,\$s1,labelSolution: slt \$at,\$s0,\$s1
 - bne \$at,\$zero,label
- How to implement: ble \$s2,\$s3,label
- Solution: slt \$at,\$s3,\$s2 beq \$at,\$zero,label

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

Pseudo-Instructions

- Introduced by assembler as if they were real instructions
 - ♦ To facilitate assembly language programming

Ps	Pseudo-Instructions			ersion to Real Instructions
move	\$s1,	\$s2	addu	Ss1, \$s2, \$zero
not	\$s1,	\$s2	nor	\$s1, \$s2, \$s2
li	\$s1,	0xabcd	ori	\$s1, \$zero, 0xabcd
1i	¢a1	0xabcd1234	lui	\$s1, 0xabcd
11	φSI,	UXADCU1234	ori	\$s1, \$s1, 0x1234
sgt	\$s1,	\$s2, \$s3	slt	\$s1, \$s3, \$s2
blt	¢a1	\$s2, label	slt	\$at, \$s1, \$s2
DIC	ŞSΙ,	\$82, label	bne	<pre>\$at, \$zero, label</pre>

- ❖ Assembler reserves \$at = \$1 for its own use
 - ♦ \$at is called the assembler temporary register

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

© Muhamed Mudawar – slide 35

Jump, Branch, and SLT Instructions

Instruction		Meaning	Format			
j	label	jump to label	$op^6 = 2$			imm ²⁶
beq	rs, rt, label	branch if (rs == rt)	$op^6 = 4$	rs ⁵	rt⁵	imm ¹⁶
bne	rs, rt, label	branch if (rs != rt)	$op^6 = 5$	rs ⁵	rt ⁵	imm ¹⁶
blez	rs, label	branch if (rs<=0)	$op^6 = 6$	rs ⁵	0	imm ¹⁶
bgtz	rs, label	branch if (rs > 0)	$op^6 = 7$	rs ⁵	0	imm ¹⁶
bltz	rs, label	branch if (rs < 0)	$op^6 = 1$	rs ⁵	0	imm ¹⁶
bgez	rs, label	branch if (rs>=0)	$op^6 = 1$	rs ⁵	1	imm ¹⁶

Instruction		Meaning	Format					
slt	rd, rs, rt	rd=(rs <rt?1:0)< td=""><td>$op^6 = 0$</td><td>rs⁵</td><td>rt⁵</td><td>rd⁵</td><td>0</td><td>0x2a</td></rt?1:0)<>	$op^6 = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x2a
sltu	rd, rs, rt	rd=(rs <rt?1:0)< td=""><td>$op^6 = 0$</td><td>rs⁵</td><td>rt⁵</td><td>rd⁵</td><td>0</td><td>0x2b</td></rt?1:0)<>	$op^6 = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x2b
slti	rt, rs, imm ¹⁶	rt=(rs <imm?1:0)< td=""><td>0xa</td><td>rs⁵</td><td>rt⁵</td><td></td><td>imm¹</td><td>16</td></imm?1:0)<>	0xa	rs ⁵	rt ⁵		imm¹	16
sltiu	rt, rs, imm ¹⁶	rt=(rs <imm?1:0)< td=""><td>0xb</td><td>rs⁵</td><td>rt⁵</td><td></td><td>imm¹</td><td>16</td></imm?1:0)<>	0xb	rs ⁵	rt ⁵		imm¹	16

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

Next ...

- Instruction Set Architecture
- Overview of the MIPS Processor
- ❖ R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- Jump and Branch Instructions
- Translating If Statements and Boolean Expressions
- Load and Store Instructions
- Translating Loops and Traversing Arrays
- ❖ Alternative Architecture

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

© Muhamed Mudawar – slide 37

Translating an IF Statement

Consider the following IF statement:

```
if (a == b) c = d + e; else c = d - e;
Assume that a, b, c, d, e are in $s0, ..., $s4 respectively
```

How to translate the above IF statement?

```
bne $s0, $s1, else
addu $s2, $s3, $s4
j exit
else: subu $s2, $s3, $s4
exit: . . .
```

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

Compound Expression with AND

- Programming languages use short-circuit evaluation
- If first expression is false, second expression is skipped

```
if (($s1 > 0) && ($s2 < 0)) {$s3++;}

# One Possible Implementation ...
bgtz $s1, L1 # first expression
j next # skip if false</pre>
```

```
j next # skip if false
L1: bltz $s2, L2 # second expression
j next # skip if false
L2: addiu $s3,$s3,1 # both are true
```

next:

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

© Muhamed Mudawar – slide 39

Better Implementation for AND

```
if ((\$s1 > 0) \&\& (\$s2 < 0)) \{\$s3++;\}
```

The following implementation uses less code

Reverse the relational operator

Allow the program to fall through to the second expression

Number of instructions is reduced from 5 to 3

```
# Better Implementation ...
blez $s1, next # skip if false
bgez $s2, next # skip if false
addiu $s3,$s3,1 # both are true
next:
```

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

Compound Expression with OR

- Short-circuit evaluation for logical OR
- If first expression is true, second expression is skipped

```
if ((\$s1 > \$s2) \mid | (\$s2 > \$s3)) \{\$s4 = 1;\}
```

Use fall-through to keep the code as short as possible

```
bgt $s1, $s2, L1  # yes, execute if part
ble $s2, $s3, next  # no: skip if part
L1: li $s4, 1  # set $s4 to 1
next:
```

- bgt, ble, and li are pseudo-instructions
 - ♦ Translated by the assembler to real instructions

Instruction Set Architecture

COE~308-Computer~Architecture-KFUPM

© Muhamed Mudawar – slide 41

Your Turn . . .

- Translate the IF statement to assembly language
- \$\$1 and \$\$2 values are unsigned

```
if( $s1 <= $s2 ) {
  $s3 = $s4
}
```

```
bgtu $s1, $s2, next
move $s3, $s4
next:
```

❖ \$s3, \$s4, and \$s5 values are signed

```
if (($s3 <= $s4) &&
($s4 > $s5)) {
$s3 = $s4 + $s5
}
```

```
bgt $s3, $s4, next
ble $s4, $s5, next
addu $s3, $s4, $s5
next:
```

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

Next...

- Instruction Set Architecture
- Overview of the MIPS Processor
- ❖ R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- Jump and Branch Instructions
- Translating If Statements and Boolean Expressions
- Load and Store Instructions
- Translating Loops and Traversing Arrays
- Alternative Architecture

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM


© Muhamed Mudawar – slide 43

Load and Store Instructions

- ❖ Instructions that transfer data between memory & registers
- Programs include variables such as arrays and objects
- Such variables are stored in memory
- Load Instruction:
 - ♦ Transfers data from memory to a register
- ❖ Store Instruction:
 - ♦ Transfers data from a register to memory
- Memory address must be specified by load and store

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM



Load and Store Word ❖ Load Word Instruction (Word = 4 bytes in MIPS) lw Rt, imm¹⁶(Rs) # Rt = MEMORY[Rs+imm¹⁶] Store Word Instruction sw Rt, imm¹⁶(Rs) # MEMORY[Rs+imm¹⁶] = Rt Base or Displacement addressing is used ♦ Memory Address = Rs (base) + Immediate¹⁶ (displacement) ♦ Immediate¹⁶ is sign-extended to have a signed displacement Base or Displacement Addressing Rs⁵ Rt5 immediate16 Memory Word Base address Instruction Set Architecture COE 308 - Computer Architecture - KFUPM © Muhamed Mudawar – slide 45


Example on Load & Store

- ❖ Translate A[1] = A[2] + 5 (A is an array of words)
 - ♦ Assume that address of array A is stored in register \$s0

```
\# \$s1 = A[2]
lw
       $s1, 8($s0)
addiu $s2, $s1, 5
                          # $s2 = A[2] + 5
       $s2, 4($s0)
                          \# A[1] = $s2
SW
```

❖ Index of a[2] and a[1] should be multiplied by 4. Why?

Registers



Memory

Instruction Set Architecture COE 308 - Computer Architecture - KFUPM © Muhamed Mudawar – slide 46

Load and Store Byte and Halfword

- ❖ The MIPS processor supports the following data formats:
 - ♦ Byte = 8 bits, Halfword = 16 bits, Word = 32 bits
- Load & store instructions for bytes and halfwords
 - ♦ lb = load byte, lbu = load byte unsigned, sb = store byte
 - ♦ Ih = load half, Ihu = load half unsigned, sh = store halfword
- Load expands a memory data to fit into a 32-bit register
- Store reduces a 32-bit register to fit in memory

•	← 32-bit Register →						
s	sign – extend			s	s	Ф	
0	zero – extend			0		bu	
s	sign – extend	s	s	ŀ	1		
0	zero – extend	0		h	u		

Instruction Set Architecture

DE 308 – Computer Architecture – KFUPM

© Muhamed Mudawar – slide 47

Load and Store Instructions

Instruction		Meaning	I-Type Format			ormat
lb	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x20	rs ⁵	rt ⁵	imm ¹⁶
lh	rt, imm ¹⁶ (rs)	$rt = MEM[rs+imm^{16}]$	0x21	rs ⁵	rt ⁵	imm ¹⁶
lw	rt, imm ¹⁶ (rs)	$rt = MEM[rs+imm^{16}]$	0x23	rs ⁵	rt ⁵	imm ¹⁶
lbu	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x24	rs ⁵	rt ⁵	imm ¹⁶
lhu	rt, imm ¹⁶ (rs)	$rt = MEM[rs+imm^{16}]$	0x25	rs ⁵	rt ⁵	imm ¹⁶
sb	rt, imm ¹⁶ (rs)	$MEM[rs+imm^{16}] = rt$	0x28	rs ⁵	rt ⁵	imm ¹⁶
sh	rt, imm ¹⁶ (rs)	$MEM[rs+imm^{16}] = rt$	0x29	rs ⁵	rt ⁵	imm ¹⁶
sw	rt, imm ¹⁶ (rs)	MEM[rs+imm ¹⁶] = rt	0x2b	rs ⁵	rt ⁵	imm ¹⁶

- Base or Displacement Addressing is used
 - ♦ Memory Address = Rs (base) + Immediate¹⁶ (displacement)
- Two variations on base addressing
 - ♦ If Rs = \$zero = 0 then Address = Immediate¹⁶ (absolute)
 - ♦ If Immediate¹⁶ = 0 then Address = Rs (register indirect)

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

Next ...

- Instruction Set Architecture
- Overview of the MIPS Processor
- * R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- Jump and Branch Instructions
- Translating If Statements and Boolean Expressions
- Load and Store Instructions
- Translating Loops and Traversing Arrays
- Alternative Architecture

Instruction Set Architecture


COE 308 - Computer Architecture - KFUPM

© Muhamed Mudawar – slide 49

Translating a WHILE Loop

Consider the following WHILE statement:

```
i = 0; while (A[i] != k) i = i+1;
Where A is an array of integers (4 bytes per element)
Assume address A, i, k in $s0, $s1, $s2, respectively
```



❖ How to translate above WHILE statement?

```
$s1, $s1, $s1
                            \# i = 0
            $t0, $s0
     move
                            # $t0 = address A
                            # $t1 = A[i]
            $t1, 0($t0)
loop: lw
            $t1, $s2, exit # exit if (A[i]== k)
     addiu $s1, $s1, 1
                            \# i = i+1
            $t0, $s1, 2
     sll
                            # $t0 = 4*i
     addu
            $t0, $s0, $t0
                            # $t0 = address A[i]
            loop
exit: . . .
```

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

Using Pointers to Traverse Arrays

Consider the same WHILE loop:

```
i = 0; while (A[i] != k) i = i+1;
Where address of A, i, k are in $s0, $s1, $s2, respectively
```

We can use a pointer to traverse array A

Pointer is incremented by 4 (faster than indexing)

```
move $t0, $s0  # $t0 = $s0 = addr A
j cond  # test condition
loop: addiu $s1, $s1, 1  # i = i+1
    addiu $t0, $t0, 4  # point to next
cond: lw $t1, 0($t0)  # $t1 = A[i]
    bne $t1, $s2, loop # loop if A[i]!= k
```

Only 4 instructions (rather than 6) in loop body

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

© Muhamed Mudawar – slide 51

Copying a String

The following code copies source string to target string Address of source in \$s0 and address of target in \$s1 Strings are terminated with a null character (C strings)

```
i = 0;
do {target[i]=source[i]; i++;} while (source[i]!=0);
```

```
move $t0, $s0  # $t0 = pointer to source move $t1, $s1  # $t1 = pointer to target

L1: lb $t2, 0($t0)  # load byte into $t2

sb $t2, 0($t1)  # store byte into target

addiu $t0, $t0, 1  # increment source pointer


addiu $t1, $t1, 1  # increment target pointer


bne $t2, $zero, L1 # loop until NULL char
```


Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

Summing an Integer Array sum = 0;for (i=0; i< n; i++) sum = sum + A[i]; Assume \$s0 = array address, \$s1 = array length = n \$t0, \$s0 # \$t0 = address A[i] move \$t1, \$t1, \$t1 # \$t1 = i = 0xor \$s2, \$s2, \$s2 # \$s2 = sum = 0xor \$t2, 0(\$t0) # \$t2 = A[i]L1: lw # sum = sum + A[i] addu \$s2, \$s2, \$t2 addiu \$t0, \$t0, 4 # point to next A[i] addiu \$t1, \$t1, 1 # i++ \$t1, \$s1, L1 # loop if (i != n) bne COE 308 – Computer Architecture – KFUPM © Muhamed Mudawar – slide 53







Next...

- Instruction Set Architecture
- Overview of the MIPS Processor
- * R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- Jump and Branch Instructions
- Translating If Statements and Boolean Expressions
- Load and Store Instructions
- Translating Loops and Traversing Arrays
- Alternative Architecture

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

© Muhamed Mudawar – slide 57

Alternative Architecture

- ❖ Design alternative:
 - ♦ Provide more complex instructions
 - ♦ Goal is to reduce number of instructions executed
 - ♦ Danger is a slower cycle time and/or a higher CPI
- Let's look briefly at IA-32 (Intel Architecture 32 bits)
 - ♦ An architecture that is "difficult to explain and impossible to love"
 - ♦ Developed by several independent groups
 - ♦ Evolved over more than 20 years
 - ♦ History illustrates impact of compatibility on the ISA

Instruction Set Architecture

COE 308 - Computer Architecture - KFUPM

IA-32 History

Intel 8086 is announced (16-bit architecture) 1978:

1980: 8087 floating point coprocessor is added + 60 FP instructions

1982: 80286 increases address space to 24 bits

1985: 80386 extended to 32 bits + new addressing modes + paging

1989-95: 80486, Pentium, Pentium Pro aimed at higher performance

1997: Intel added 57 new "MMX" instructions, Pentium II

1999: Pentium III added another 70 "SSE" instructions

Streaming SIMD Extensions operate on 128-bit registers

2001: Another 144 "SSE2" instructions

2003: AMD increases address space to 64 bits

Widens all registers to 64 bits and other changes (AMD64)

Intel embraces AMD64 (calls it Intel x64) + SSE3 (13 instr.) 2004:

COE 308 – Computer Architecture – KFUPM

© Muhamed Mudawar – slide 59

IA-32 Registers & Addressing Modes

- ❖ Registers in the 32-bit subset that originated with 80386
- ❖ Only 8 GPR Registers, which are not "general purpose"

		_	
		EAX	
		ECX	R
		EDX	⊢
		EBX	В
		ESP	8-
		EBP	
		ESI	В
		EDI	ㅁ
		1	
		cs	
		SS	lв
		DS	B w
		ES	"
		FS	L
		GS	
		lero	
		EIP	
		EFLAGS	
Instruction Set A	rahitaatura		
mstruction set A	remieciare		

Mode	Restrictions	MIPS equivalent		
Register Indirect	not ESP or EBP	lw rt, 0(rs)		
Base addressing with 8- or 32-bit offset	Base: not ESP or EBP	lw rt, im ¹⁶ (rs) im ¹⁶ = 16-bit offset		
Base + scaled index	Base: any GPR Index: not ESP scale value: 0,1,2,3	\$\$0=index, \$\$1=base sll \$t0, \$\$0, 1 2 3 add \$t0, \$\$1, \$t0 lw rt, 0(\$t0)		
Base + scaled index with 8- or 32-bit offset	Base: any GPR Index: not ESP scale value: 0,1,2,3	\$s0=index, \$s1=base sll \$t0, \$s0, 1 2 3 add \$t0, \$s1, \$t0 lw rt, im ¹⁶ (\$t0)		

- ❖ Base + scaled index mode is not found in MIPS
- MIPS immediate offsets are limited to 16 bits
- ❖ For 32-bit offsets, 1ui instruction is needed

COE~308-Computer~Architecture-KFUPM

Typical IA-32 Instructions

- Data movement instructions
 - ♦ MOV, PUSH, POP, LEA, ...
- Arithmetic and logical instructions
 - ♦ ADD, SUB, SHL, SHR, ROL, OR, XOR, INC, DEC, CMP, ...
- Control flow instructions
 - ♦ JMP, JZ, JNZ, CALL, RET, LOOP, ...
- String instructions
 - ♦ MOVS, LODS, ...
- First operand is a source and destination
 - ♦ Can be register or memory operand
- Second operand is a source
 - ♦ Can be register, memory, or an immediate constant


Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM

© Muhamed Mudawar – slide 61

IA-32 Instruction Formats

- Complexity:
 - ♦ Instruction formats from 1 to 17 bytes long
 - ♦ One operand must act as both a source and destination
 - ♦ One operand can come from memory
 - ♦ Complex addressing modes
 - Base or scaled index with 8 or 32 bit displacement
- ❖ Typical IA-32 Instruction Formats:



nstruction Set Architecture

COE 308 - Computer Architecture - KFUPM

Summary of Design Principles

- 1. Simplicity favors regularity
 - ♦ Simple instructions dominate the instruction frequency
 - So design them to be simple and regular, and make them fast
 - Use general-purpose registers uniformly across instructions
 - ♦ Fix the size of instructions (simplifies fetching & decoding)
 - ♦ Fix the number of operands per instruction
 - Three operands is the natural number for a typical instruction
- 2. Smaller is faster
 - → Limit the number of registers for faster access (typically 32)
- 3. Make the common case fast
 - ♦ Include constants inside instructions (faster than loading them)
 - ♦ Design most instructions to be register-to-register
- 4. Good design demands good compromises
 - Having one-size formats is better than variable-size formats, even though it limits the size of the immediate constants

Instruction Set Architecture

COE 308 – Computer Architecture – KFUPM